Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2004-12-21
2009-06-02
Patel, Nitin C. (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S400000, C713S500000, C713S600000
Reexamination Certificate
active
07543172
ABSTRACT:
Systems and methods for masking strobe signals in strobe-based systems are provided below. These strobe-masking systems receive a strobe signal from a component operating under one clock domain and in turn generate a masked version of the strobe signal. Components of a host system use the masked strobe signal to receive or transfer data from the clock domain of the strobe signal through a mesochronous clock domain crossing into a different clock domain.
REFERENCES:
patent: 4410916 (1983-10-01), Pratt et al.
patent: 4687954 (1987-08-01), Yasuda
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 5060239 (1991-10-01), Briscoe et al.
patent: 5334883 (1994-08-01), Rosenthal
patent: 5341371 (1994-08-01), Simpson
patent: 5655105 (1997-08-01), McLaury
patent: 5805619 (1998-09-01), Gardner et al.
patent: 5832303 (1998-11-01), Murase et al.
patent: 5935257 (1999-08-01), Nishimura
patent: 6023174 (2000-02-01), Kirsch
patent: 6028816 (2000-02-01), Takemae et al.
patent: 6055587 (2000-04-01), Asami et al.
patent: 6279073 (2001-08-01), McCracken et al.
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6396887 (2002-05-01), Ware et al.
patent: 6466491 (2002-10-01), Yanagawa
patent: 6498766 (2002-12-01), Lee et al.
patent: 6512704 (2003-01-01), Wu et al.
patent: 6570800 (2003-05-01), Tanaka et al.
patent: 6570944 (2003-05-01), Best et al.
patent: 6643787 (2003-11-01), Zerbe
patent: 6646929 (2003-11-01), Moss
patent: 6646953 (2003-11-01), Stark
patent: 6675272 (2004-01-01), Ware et al.
patent: 6691214 (2004-02-01), Li et al.
patent: 6707723 (2004-03-01), Jeong
patent: 6759881 (2004-07-01), Kizer et al.
patent: 6782459 (2004-08-01), Ware
patent: 6819157 (2004-11-01), Cao et al.
patent: 6836503 (2004-12-01), Best et al.
patent: 6836521 (2004-12-01), Ware et al.
patent: 6930932 (2005-08-01), Rentschler
patent: 6940760 (2005-09-01), Borkenhagen et al.
patent: 6940768 (2005-09-01), Dahlberg et al.
patent: 7031205 (2006-04-01), Han et al.
patent: 2001/0020278 (2001-09-01), Saito
patent: 2002/0009004 (2002-01-01), Hamada et al.
patent: 2002/0149397 (2002-10-01), Dally et al.
patent: 2003/0065465 (2003-04-01), Johnson et al.
patent: 2003/0091136 (2003-05-01), Sugita
patent: 2003/0179611 (2003-09-01), Liou
patent: 2003/0221050 (2003-11-01), Hong et al.
patent: 2004/0044919 (2004-03-01), Dabral
patent: 2004/0084537 (2004-05-01), Best
patent: 2004/0213067 (2004-10-01), Best
patent: 2004/0230715 (2004-11-01), Huang
patent: 2005/0005056 (2005-01-01), Ware
patent: 2005/0071707 (2005-03-01), Hampel
patent: 2005/0110544 (2005-05-01), Suda et al.
patent: 2005/0141294 (2005-06-01), Bonelli
patent: 2005/0163203 (2005-07-01), Ware et al.
patent: 19920335 (2000-09-01), None
patent: WO98/44674 (1998-10-01), None
patent: WO 98/44674 (1998-10-01), None
patent: WO99/17183 (1999-04-01), None
Ajanta Chakraborty: “Efficient Self-Timed Interfaces for Crossing Clock Domains,” thesis submitted to Department of Computer Science, University of British Columbia, Aug. 2003, 74 pgs.
Horowitz, Hill: “The Art of Electronics” (second edition), 1989, Cambridge, pp. 231-232.
Jens Muttersbach, Thomas Villiger, Worfgang Fichtner: “Practical Design of Globally-Asynchronous Locally-Synchronous Systems,” Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000), 8 pgs.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/028709, World Intellectual Property Organization, Jan. 19, 2006, 19 pgs.
“DDR-SDRAM-2: Detailed Specifications”, FIND, Nov. 1998, pp. 1-14, vol. 16, No. 4.
“DDR-SDRAM-4: DLL Circuit Technology”, FIND, Nov. 1998, pp. 1-4, vol. 16, No. 4.
Collins, Hansel A. and Nikel, Ronald E., “DDR-SDRAM, high-speed, source-synchronous interfaces create design challenges”, EDN, Sep. 2, 1999, pp. 63, 64, 66, 68, 70, 72.
IBM Corporation, “PowerPC Embedded Processors PowerPC 440GP—DDR SDRAM Controller Initialization”, Mar. 20, 2002, pp. 1-9.
Ryan, Kevin, “DDR SDRAM Functionality and Controller Read Data Capture”, Micron Technology, Inc. DesignLine, 1999, pp. 1-24, vol. 8, Issue 3.
Altera, “Using Source-Synchronous Signaling with DPA in Stratix GX Devices,” Application Note 236, pp. 1-18, Altera Corporation, Jan. 2003, available at http://www.altera.com/literature/an/an236.pdf.
CMOS Parallel-to-Serial FIFO 256x16, 512x16, 1024x16, pp. 1-10, Integrated Device Technology Corporation, Dec. 1999, available at http://www.digchip.com/datasheets/parts/datasheet/222/IDT72105.php.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2007/063780, European Patent Office, Dec. 5, 2007, 12 pages.
Khatib, Jamil, “FIFO, first-In-First Out Memory,” pp. 1-6, Mar. 28, 1999, available at http://www.geocities.com/Silicon Valley/Pines/6639/ip/fifo.html.
Rajpal, Suneel, et al., “Designing with FIFOs,” Technical Note TN-06, pp. 1-2, Integrated Device Technology Coroporation, Nov. 1997, available at http://electroniknet.de/fileadmin/user upload/IDT/TN-062020Designing20with20Async20FIFOs.pdf.
Schumann, T. and Klar, H., “An Asynchronous up/down Counter for Control of a Self-timed, Wave-pipelined Array Multiplier,” Abstract, ACiD-WL Workshop, Groningen, the Netherlands, Sep. 1996, available at http://mikro.ee.tuberlin.de/forschung/sgemos/abstractACiD.ps.gz.
SN74ALVC7804 512x8 First-In, First-Out Memory, SCAS432, pp. 1-10 & Addendum pp. 1-3, Texas Instruments Corporation, January 1995, available at http://focus.ti.com/lit/ds/symlink/sn74alvc7804.pdf.
Tech Brief 31: Using Delay Lines to Generate Multi-Phased Clocks, p. 1, Dallas Semiconductor Corporation, Dec. 12, 2001, available at http://www.maximic.com/appnotes.cfm/appnote—number/880.
XILIXN, “Using the XC9500 Timing Model,” Application Note XAPP071, pp. 2-9 to 2-12, XILINX Corporation, Jan. 1997, available at http://direct.xilinx.com/bvdocs/appnotes/xapp071.pdf.
Doraiswamy Sivakumar
Kizer Jade M.
Lau Benedict
Patel Nitin C.
Rambus Inc.
Shemwell Mahamedia LLP
LandOfFree
Strobe masking in a signaling system having multiple clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Strobe masking in a signaling system having multiple clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Strobe masking in a signaling system having multiple clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4119852