Stress-relief layers and stress-compensation collars with...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE21508

Reexamination Certificate

active

10954999

ABSTRACT:
A stress-relief layer is formed by dispensing a polymer upon a substrate lower surface under conditions to partially embed a low melting-point solder bump that is disposed upon the lower surface. The stress-relief layer flows against the low melting-point solder bump. A stress-compensation collar is formed on a board to which the substrate is mated, and the stress-compensation collar partially embeds the low melting-point solder bump. An article that exhibits a stress-relief layer and a stress-compensation collar is also included. A computing system that includes the low melting-point solder, the stress-relief layer, and the stress-compensation collar is also included.

REFERENCES:
patent: 2002/0185309 (2002-12-01), Imamura et al.
patent: 2003/0214036 (2003-11-01), Sarihan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stress-relief layers and stress-compensation collars with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stress-relief layers and stress-compensation collars with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress-relief layers and stress-compensation collars with... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3855879

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.