Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate
2002-03-20
2003-10-28
Wilson, Allan R. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With peripheral feature due to separation of smaller...
C257S618000
Reexamination Certificate
active
06639302
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to an electronic structure and associated method to reduce stress in a flip-chip PBGA package.
2. Related Art
A semiconductor device coupled to a substrate may experience thermal strain from thermal cycling operations, in light of coefficients of thermal expansions (CTE) differential between the semiconductor device and the substrate. Such thermal strains may result in mechanical failure of the semiconductor device and associated solder connections. Thus there is a need to inhibit such strains.
SUMMARY OF THE INVENTION
The present invention provides an electronic structure, comprising:
a substrate, wherein the substrate is divided into a plurality of segments, and
a semiconductor device electrically coupled to each of the segments.
The present invention provides an electronic structure, comprising:
a substrate; and
a semiconductor device electrically coupled to the substrate, wherein the semiconductor is divided into a plurality of segments.
The present invention provides a method for forming an electronic structure, comprising:
dividing a substrate into a plurality of segments, and
electrically coupling a semiconductor device to each segment of the plurality of segments of the substrate.
The present invention advantageously inhibits thermal strains within a semiconductor device and associated solder connections, wherein such thermal strains result from thermal cycling.
REFERENCES:
patent: 3364399 (1968-01-01), Warner
patent: 5051807 (1991-09-01), Morozumi
patent: 5912502 (1999-06-01), Kano
patent: 6078096 (2000-06-01), Kimura et al.
patent: 6133054 (2000-10-01), Henson
patent: 6147876 (2000-11-01), Yamaguchi et al.
patent: 6497943 (2002-12-01), Jimarez et al.
patent: 2001/0036711 (2001-11-01), Urushima
patent: 5-21909 (1993-01-01), None
Darbha Krishna
Jimarez Miguel A.
Reiss Matthew M.
Sathe Sanjeev B.
Woychik Charles G.
International Business Machines - Corporation
Schmeiser Olsen & Watts
Steinberg William H.
Wilson Allan R.
LandOfFree
Stress reduction in flip-chip PBGA packaging by utilizing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stress reduction in flip-chip PBGA packaging by utilizing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress reduction in flip-chip PBGA packaging by utilizing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150772