Stitch and select implementation in twin MONOS array

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185020

Reexamination Certificate

active

07118961

ABSTRACT:
In this invention, by offering specific array-end structures and their fabrication method, the three resistive layers of diffusion bit line, control gate and word gate polysilicons, where control gate polysilicon can run on top of the diffusion bit line, are most effectively stitched with only three layers of metal lines keeping minimum metal pitches. The stitching method can also incorporate a bit diffusion select transistor and/or a control gate line select transistor. The purpose of the select transistors may be to reduce the overall capacitance of the bit line or control gate line, or to limit the disturb conditions that a grouped sub-array of cells may be subjected to during program and/or erase.

REFERENCES:
patent: 5459355 (1995-10-01), Kreifels
patent: 5933725 (1999-08-01), Kirsch et al.
patent: 5973953 (1999-10-01), Yamashita et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6477088 (2002-11-01), Ogura et al.
patent: 6828233 (2004-12-01), Leiphart
patent: 19824209 (1998-05-01), None
patent: 0487468 (1991-11-01), None
patent: 0871221 (1997-11-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stitch and select implementation in twin MONOS array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stitch and select implementation in twin MONOS array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stitch and select implementation in twin MONOS array will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3614957

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.