Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1979-11-13
1981-06-02
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365 78, 365182, 365184, 365222, 3072383, G11C 1140
Patent
active
042714877
ABSTRACT:
A volatile
on-volatile RAM cell employing a bistable multivibrator with non-volatile, alterable-threshold capacitors coupled to the output terminals thereof to provide backup data storage in a power-down situation. In one embodiment, the non-volatile capacitors each have a non-alterable section and an alterable section, the non-alterable section having either a depletion or an enhancement threshold. The V/NV RAM cell employs a pair of field effect transistors of depletion or enhancement type to couple the non-volatile capacitors to the output terminals. These coupling transistors form with the non-volatile capacitors a pair of nodes. The coupling transistors are biased such that a write voltage signal applied to the gates of the non-volatile capacitors produces a bootstrapped voltage on one of the pair of nodes which is effectively isolated from the output terminals of the cell.
REFERENCES:
patent: 3950737 (1976-04-01), Uchida et al.
Craycraft Donald G.
Donaldson Darrel D.
Lockwood George C.
Bergstedt Lowell C.
Cavender J. T.
Dalton Philip A.
Fears Terrell W.
NCR Corporation
LandOfFree
Static volatile/non-volatile ram cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static volatile/non-volatile ram cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static volatile/non-volatile ram cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1868481