Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1979-09-04
1981-06-16
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365104, 365205, G11C 700, G11C 706
Patent
active
042741475
ABSTRACT:
A static read only memory fabricated with field effect transistors of either the depletion type or the enhancement type connected in series. The read only memory includes a compact sensing circuit for detecting relatively small voltage swings at each node corresponding to a bit line of the memory cell, and a highly sensitive differential sense amplifier including first and second cascaded connected inverter stages.
REFERENCES:
patent: 4069427 (1978-01-01), Masuda
patent: 4142176 (1979-02-01), Dozier
patent: 4183093 (1980-01-01), Kawagoe
Balasubramanian et al., "Two Device Per Bit, Precharged ROS With Differential Sensing", IBM Tech. Disc. Bul., vol. 19, No. 1, 6/76, pp. 164-165.
Marmet Melvin L.
Padgett Clarence W.
Tennyson Mark R.
Hamann H. Fredrick
Hecker Stuart N.
McGlynn Daniel R.
Rockwell International Corporation
LandOfFree
Static read only memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static read only memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static read only memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-158379