Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2001-08-08
2003-11-18
Loke, Steven (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S685000, C257S687000, C257S737000
Reexamination Certificate
active
06650007
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Statement of the Invention
The present invention relates to an apparatus for high-temperature thermal applications for ball grid array semiconductor devices and a method of packaging ball grid array semiconductor devices.
2. State of the Art
Integrated semiconductor devices are typically constructed in wafer form with each device having the form of an integrated circuit die which is typically attached to a lead frame with gold wires. The die and lead frame are then encapsulated in a plastic or ceramic package, which is then commonly referred to as an integrated circuit (IC). ICs come in a variety of forms, such as a dynamic random access memory (DRAM), static random access memory (SRAM), read only memory (ROM), gate arrays, etc. The ICs are interconnected in many combinations on printed circuit boards by a number of techniques, such as socketing and soldering. Interconnection among ICs arrayed on a printed circuit board are typically made by conductive traces formed by photolithography and etching processes.
Such semiconductor devices typically take the form of the semiconductor die therein. The die is generally electrically attached to a lead frame within a package. The lead frame physically supports the die and provides electrical connections between the die and its operating environment. The die is generally electrically attached to the lead frame by means of fine gold wires. These fine gold wires function to connect the die to the lead frame so that the gold wires are connected electrically in series with the lead frame leads. The lead frame and die are then encapsulated. The packaged chip is then able to be installed on a circuit board by any desired manner, such as soldering, socketing, etc.
However, as the speed of the semiconductor die increases, the heat generated during operation increases. Additionally, it becomes necessary to shorten the leads between the printed circuit board on which the IC is located and the IC device itself in order to keep the impedance of the circuit from affecting the response speed of the IC device.
The wires connecting the leads of the lead frame to the bond pads on the active surface of the semiconductor die in an IC package are not an effective connection for high operating speed semiconductor dice as the wires slow down the response of the semiconductor die.
Therefore, a packaging is required for semiconductor dice which have high operating speeds and generate heat associated therewith while minimizing the lead length between the semiconductor dice and the printed circuit boards on which they are mounted.
SUMMARY OF THE INVENTION
The present invention comprises an apparatus package for high-temperature thermal applications for ball grid array semiconductor devices and a method of packaging ball grid array semiconductor devices.
REFERENCES:
patent: 4143456 (1979-03-01), Inoue
patent: 4264917 (1981-04-01), Ugon
patent: 4300153 (1981-11-01), Hayakawn et al.
patent: 4323914 (1982-04-01), Berndlmaier et al.
patent: 4358552 (1982-11-01), Shinohara et al.
patent: 4507675 (1985-03-01), Fujii et al.
patent: 4642671 (1987-02-01), Rohsler et al.
patent: 4801998 (1989-01-01), Okuaki
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4931852 (1990-06-01), Brown et al.
patent: 4961107 (1990-10-01), Geist et al.
patent: 4984059 (1991-01-01), Kubota et al.
patent: 5051275 (1991-09-01), Wong
patent: 5101465 (1992-03-01), Murphy
patent: 5108955 (1992-04-01), Ishida et al.
patent: 5111278 (1992-05-01), Eichelberger
patent: 5144747 (1992-09-01), Eichelberger
patent: 5173764 (1992-12-01), Higgins, III
patent: 5184208 (1993-02-01), Sakuta et al.
patent: 5194930 (1993-03-01), Papathomas et al.
patent: 5218759 (1993-06-01), Juskey et al.
patent: 5241456 (1993-08-01), Marcinkiewicz et al.
patent: 5252853 (1993-10-01), Michii
patent: 5280192 (1994-01-01), Kryzaniwsky
patent: 5286679 (1994-02-01), Farnworth et al.
patent: 5304842 (1994-04-01), Farnworth et al.
patent: 5311060 (1994-05-01), Rostoker et al.
patent: 5344795 (1994-09-01), Hashemi et al.
patent: 5379186 (1995-01-01), Gold et al.
patent: 5394303 (1995-02-01), Yamaji
patent: 5434105 (1995-07-01), Liou
patent: 5436203 (1995-07-01), Lin
patent: 5440169 (1995-08-01), Tomita et al.
patent: 5441684 (1995-08-01), Lee
patent: 5450283 (1995-09-01), Lin et al.
patent: 5461255 (1995-10-01), Chan et al.
patent: 5488254 (1996-01-01), Nishimura et al.
patent: 5489538 (1996-02-01), Rostoker et al.
patent: 5489801 (1996-02-01), Blish, II
patent: 5552635 (1996-09-01), Kim et al.
patent: 5598034 (1997-01-01), Wakefield
patent: 5604376 (1997-02-01), Hamburgen et al.
patent: 5641997 (1997-06-01), Ohta et al.
patent: 5652461 (1997-07-01), Ootssuki et al.
patent: 5656857 (1997-08-01), Kishita
patent: 5659952 (1997-08-01), Kovac et al.
patent: 5701233 (1997-12-01), Carson et al.
patent: 5754408 (1998-05-01), Derouiche
patent: 5866953 (1999-02-01), Akram et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6188127 (2001-02-01), Senba et al.
patent: 6297548 (2001-10-01), Moden et al.
patent: 6313522 (2001-11-01), Akram et al.
patent: 6501165 (2002-12-01), Farnworth et al.
patent: 52-77684 (1977-06-01), None
patent: 55-128835 (1980-10-01), None
patent: 56-4241 (1981-01-01), None
patent: 60-94744 (1985-05-01), None
patent: 60-178651 (1985-09-01), None
patent: 62-109326 (1987-05-01), None
patent: 62-115834 (1987-05-01), None
patent: 62-261133 (1987-11-01), None
patent: 2-306639 (1990-12-01), None
patent: 4-157758 (1992-05-01), None
Corisis David J.
Kinsman Larry D.
Mess Leonard E.
Moden Walter L.
Loke Steven
Micro)n Technology, Inc.
TraskBritt
Vu Quang
LandOfFree
Stackable ceramic fbga for high thermal applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stackable ceramic fbga for high thermal applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stackable ceramic fbga for high thermal applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3184968