Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2008-09-30
2011-10-11
Nguyen, Dao (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
Reexamination Certificate
active
08035156
ABSTRACT:
A method is disclosed for making a non-volatile memory cell on a semiconductor substrate. A select gate structure is formed over the substrate. The control gate structure has a sidewall. An epitaxial layer is formed on the substrate in a region adjacent to the sidewall. A charge storage layer is formed over the epitaxial layer. A control gate is formed over the charge storage layer. This allows for in-situ doping of the epitaxial layer under the select gate without requiring counterdoping. It is beneficial to avoid counterdoping because counterdoping reduces charge mobility and increases the difficulty in controlling threshold voltage. Additionally there may be formed a recess in the substrate and the epitaxial layer is formed in the recess, and a halo implant can be performed, prior to forming the epitaxial layer, through the recess into the substrate in the area under the select gate.
REFERENCES:
patent: 5338952 (1994-08-01), Yamauchi
patent: 6069033 (2000-05-01), Verhaar et al.
patent: 6147379 (2000-11-01), Hori et al.
patent: 6518619 (2003-02-01), Verhaar et al.
patent: 6686622 (2004-02-01), Noro et al.
patent: 6828618 (2004-12-01), Baker, Jr. et al.
patent: 6875660 (2005-04-01), Hung et al.
patent: 7176083 (2007-02-01), Shyu et al.
patent: 7235848 (2007-06-01), Jeng
patent: 7811886 (2010-10-01), Winstead et al.
patent: 2003/0112660 (2003-06-01), Lin et al.
patent: 2003/0157770 (2003-08-01), Chu et al.
patent: 2004/0232470 (2004-11-01), Zheng et al.
patent: 2005/0230736 (2005-10-01), Ishimaru et al.
patent: 2005/0272198 (2005-12-01), Hamamura et al.
patent: 2006/0017056 (2006-01-01), Hirler
patent: 2006/0244042 (2006-11-01), Jeon et al.
patent: 2007/0063248 (2007-03-01), Shyu et al.
patent: 2007/0252190 (2007-11-01), Park et al.
patent: 2008/0054994 (2008-03-01), Shibib et al.
patent: 2008/0182375 (2008-07-01), Rao et al.
patent: 2011/0018072 (2011-01-01), Lin et al.
U.S. Appl. No. 11/926,323, filed Oct. 29, 2007.
U.S. Appl. No. 11/671,809, filed Feb. 6, 2007.
Chindalore Gowrishankar L.
Gasquet Horacio P.
Loiko Konstantin V.
Winstead Brian A.
Balconi-Lamica Michael J.
Freescale Semiconductor Inc.
Nguyen Dao
Nguyen Tram H
LandOfFree
Split-gate non-volatile memory cell and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Split-gate non-volatile memory cell and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split-gate non-volatile memory cell and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4257162