Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-21
2006-02-21
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C345S661000
Reexamination Certificate
active
07003751
ABSTRACT:
Method and apparatus for creating a circuit design. An object-oriented program instantiates a plurality of objects that model a circuit design. The objects have hierarchy attributes, connectivity attributes, and display attributes that describe a plurality of modules. The hierarchy attributes define parent-child relationships between modules, the connectivity attributes define input-output connections between modules, and the display attributes define a layout of the modules for viewing. Each of the objects has an associated method for generating a design specification in a selected format. When the program is executed, the design specification is generated from the set of objects. Depending on the capabilities of the available tools, the modules and logic elements are displayed in accordance with the display attributes either from the object-oriented program or from the design specification.
REFERENCES:
patent: 6120550 (2000-09-01), Southgate et al.
patent: 6223327 (2001-04-01), Yamaji
patent: 6230307 (2001-05-01), Davis et al.
patent: 6292925 (2001-09-01), Dellinger et al.
patent: 6430732 (2002-08-01), Hwang et al.
patent: 6516456 (2003-02-01), Garnett et al.
patent: 6588004 (2003-07-01), Southgate et al.
patent: 2001/0001881 (2001-05-01), Mohan et al.
patent: 2004/0128638 (2004-07-01), Kerzman et al.
Web printout; “Graphical Applications with Tcl and Tk”; available from http:/ /www.pconline.com/ ˜erc/tcl.htm; Jan. 6, 2003 2:17 pm; pp. 1-7.
Web printout; “[incr Tcl] more than chrome”; available from http:/ /incrtcl.sourceforge.net/itcl/; Jan. 6, 2003 2:27 pm; pp. 1-2.
Peter Bellows and Brad Hutchings; “JHDL—An HDL for Reconfigurable Systems”; Department of Electrical and Computer Engineering, Brigham Young University; pp. 1-10.
Ballagh Jonathan B.
Hwang L. James
Ma Haibing
Milne Roger B.
Shirazi Nabeel
Maunu LeRoy D.
Whitmore Stacy A.
Xilinx , Inc.
LandOfFree
Specification of the hierarchy, connectivity, and graphical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Specification of the hierarchy, connectivity, and graphical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Specification of the hierarchy, connectivity, and graphical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3705976