Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-11-12
2000-12-12
Trinh, Michael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438303, 438595, H01L 21336
Patent
active
061598143
ABSTRACT:
A method for forming a semiconductor device to produce graded doping in the source region and the drain region includes the steps of implanting the gate material, usually a polysilicon, with a dopant ion that varies the level of oxide formation on the gate. The dopant ion is driven into undoped polysilicon. Nitrogen ions, may also be implanted in the polysilicon to contain the previously implanted ions. For N-type transistors, typically arsenic is implanted. For P-type transistors, typically boron is implanted. Gates are formed. The gate structure is then oxidized. The oxidation process is controlled to grow a desired thickness of silicon dioxide on the gate. The portion of the gate carrying the dopant grows silicon dioxide either more quickly or more slowly. An isotropic etch can then used to remove a portion of the silicon oxide and form a knob on each sidewall of the gate. A heavy ion implant is then done to convert a portion of the lightly doped source region into a heavily doped region within the source region, and to convert a portion of the lightly doped drain region into a heavily doped region within the drain region. Some of the implanted ions are stopped by the knobs on the gate sidewalls. The regions under the knobs do not have as deep an ion implantation resulting in a shallow region beneath the knob. This forms a graded junction having a specific geometry. The geometry of the interface between the lightly doped region and the heavily doped region in the source region and the drain region depends on the geometry (thickness) of silicon dioxide knobs formed on the sidewall of the gate.
REFERENCES:
patent: 4198250 (1980-04-01), Jecmen
patent: 4775642 (1988-10-01), Chang et al.
patent: 5030582 (1991-07-01), Miyajima et al.
patent: 5118639 (1992-06-01), Roth et al.
patent: 5710054 (1998-01-01), Gardner et al.
patent: 5744371 (1998-04-01), Kadosh et al.
patent: 5783469 (1998-07-01), Gardner et al.
patent: 5798291 (1998-08-01), Lee et al.
Gardner Mark
Hause Fred
May Charles
Advanced Micro Devices , Inc.
Trinh Michael
LandOfFree
Spacer formation by poly stack dopant profile design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Spacer formation by poly stack dopant profile design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Spacer formation by poly stack dopant profile design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216242