Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-08-16
2011-08-16
Wagner, Jenny L. (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257SE21581
Reexamination Certificate
active
07998855
ABSTRACT:
An integrated circuit structure is provided. The integrated circuit structure includes a semiconductor substrate; and a metallization layer over the semiconductor substrate. The metallization layer includes a conductive line; a low-k dielectric region adjacent and horizontally spaced apart from the conductive line by a space; and a filler dielectric material filling at least a portion of the space, wherein the filler dielectric material and the low-k dielectric region are formed of different materials. The integrated circuit structure further includes a capping layer over and adjoining the filler dielectric material and the low-k dielectric region. The filler dielectric material has a dielectric constant (k value) less than a k value of the capping layer.
REFERENCES:
patent: 6037249 (2000-03-01), Chiang et al.
patent: 6159845 (2000-12-01), Yew et al.
patent: 6214719 (2001-04-01), Nag
patent: 6399476 (2002-06-01), Kim et al.
patent: 7842600 (2010-11-01), Yun et al.
patent: 2005/0074961 (2005-04-01), Beyer et al.
patent: 2007/0178713 (2007-08-01), Jeng
patent: 101009266 (2007-08-01), None
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
Wagner Jenny L.
LandOfFree
Solving via-misalignment issues in interconnect structures... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solving via-misalignment issues in interconnect structures..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solving via-misalignment issues in interconnect structures... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2763008