Software and hardware-managed translation lookaside buffer

Details Software and hardware-managed translation lookaside buffer Software and hardware-managed translation lookaside buffer

1996-11-01

1999-08-17

Lane, Jack A.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711206, G11C 1210

Patent

active

059408723

ABSTRACT:
A translation lookaside buffer (TLB) is provided including a first storage location in the TLB for storing at least a portion of a first virtual to physical memory translation. The first storage location in the TLB is both hardware-managed and software-managed. The TLB also includes a second storage location in the TLB for storing at least a portion of a second virtual to physical memory translation. The second storage location in the TLB is only software-managed.

REFERENCES:
patent: 4774653 (1988-09-01), James

Affiliated with

Also associated with

Rating

Software and hardware-managed translation lookaside buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Software and hardware-managed translation lookaside buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software and hardware-managed translation lookaside buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-326195