Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Patent
1998-07-08
2000-04-11
Cady, Albert De
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
714766, 714764, 365184, 365201, 36518503, H03M 1300
Patent
active
060498994
ABSTRACT:
Soft errors occur during normal use of a solid-state memory such as EEPROM or Flash EEPROM. A soft error results from the programmed threshold voltage of a memory cell being drifted from its originally intended level. The error is initially not readily detected during normal read until the cumulative drift becomes so severe that it develops into a hard error. Data could be lost if enough of these hard errors swamps available error correction codes in the memory. A memory device and techniques therefor are capable of detecting these drifts and substantially maintaining the threshold voltage of each memory cell to its intended level throughout the use of the memory device, thereby resisting the development of soft errors into hard errors.
REFERENCES:
patent: 4139911 (1979-02-01), Sciulli et al.
patent: 4218764 (1980-08-01), Furuta et al.
patent: 4253059 (1981-02-01), Bell et al.
patent: 4460982 (1984-07-01), Gee et al.
patent: 4612630 (1986-09-01), Rosier
patent: 4703453 (1978-10-01), Shinoda et al.
patent: 4733394 (1988-03-01), Giebel
patent: 4763305 (1988-08-01), Kuo
patent: 4779272 (1988-10-01), Kohda et al.
patent: 4799195 (1989-01-01), Iwahashi et al.
patent: 4809231 (1989-02-01), Shannon et al.
patent: 4937787 (1990-06-01), Kobatake
patent: 4962322 (1990-10-01), Chapman
patent: 5122985 (1992-06-01), Santin
patent: 5132935 (1992-07-01), Ashmore, Jr.
patent: 5151906 (1992-09-01), Sawada
patent: 5157629 (1992-10-01), Sato et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200922 (1993-04-01), Rao
patent: 5239505 (1993-08-01), Fazio et al.
patent: 5262984 (1993-11-01), Noguchi et al.
patent: 5270551 (1993-12-01), Kamimura et al.
patent: 5278794 (1994-01-01), Tanaka et al.
patent: 5313427 (1994-05-01), Schreck et al.
patent: 5321655 (1994-06-01), Iwahashi et al.
patent: 5335198 (1994-08-01), Van Buskirk et al.
patent: 5365486 (1994-11-01), Schreck
patent: 5377147 (1994-12-01), Merchant et al.
patent: 5465236 (1995-11-01), Naruke
patent: 5652720 (1997-07-01), Aulas et al.
patent: 5657332 (1997-08-01), Auclair et al.
Auclair Daniel L.
Craig Jeffrey
Guterman Daniel C.
Mangan John S.
Mehrotra Sanjay
Cady Albert De
Ton David
Zilog Inc.
LandOfFree
Soft errors handling in EEPROM devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Soft errors handling in EEPROM devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Soft errors handling in EEPROM devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1185027