Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-08-15
2006-08-15
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C370S389000
Reexamination Certificate
active
07093058
ABSTRACT:
A method, computer system and set of signals are disclosed allowing for communication of a data transfer, via a bus, between a master and a slave using a single transfer request regardless of transfer size and alignment. The invention provides three transfer qualifier signals including: a first signal including a starting byte address of the data transfer; a second signal including a size of the data transfer in data beats; and a third signal including a byte enable for each byte required during a last data beat of the data transfer. The invention is usable with single or multiple beat, aligned or unaligned data transfers. Usage of the three transfer qualifier signals provides the slave with how many data beats it will transfer at the start of the transfer, and the alignment of both the starting and ending data beats. As a result, the slave need not calculate the number of bytes it will transfer. In terms of multiple beat transfers, the number of data transfer requests are reduced, which reduces the amount of switching, bus arbitration and power consumption required. In addition, the invention allows byte enable signals to be used for subsequent data transfer requests prior to the completion of the initial data transfer, which reduces power consumption and allows for pipelining of data transfer requests.
REFERENCES:
patent: 4706190 (1987-11-01), Bomba et al.
patent: 4750154 (1988-06-01), Lefsky et al.
patent: 4839801 (1989-06-01), Nicely et al.
patent: 5101479 (1992-03-01), Baker et al.
patent: 5170477 (1992-12-01), Potter et al.
patent: 5237322 (1993-08-01), Heberle
patent: 5495240 (1996-02-01), Heberle
patent: 5550189 (1996-08-01), Qin et al.
patent: 5550972 (1996-08-01), Patrick et al.
patent: 5566312 (1996-10-01), Pedneau
patent: 5590358 (1996-12-01), Mizrahi-Shalom et al.
patent: 5594927 (1997-01-01), Lee et al.
patent: 5696946 (1997-12-01), Patrick
patent: 5742755 (1998-04-01), Hervin
patent: 5854640 (1998-12-01), North et al.
patent: 5875147 (1999-02-01), Park
patent: 6026239 (2000-02-01), Patrick et al.
patent: 6076136 (2000-06-01), Burroughs et al.
patent: 6105119 (2000-08-01), Kerr et al.
patent: 6115805 (2000-09-01), Rhodes et al.
patent: 6122335 (2000-09-01), Colella et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6157971 (2000-12-01), Gates
patent: 6230238 (2001-05-01), Langan et al.
patent: 6240479 (2001-05-01), Snyder et al.
patent: 6269137 (2001-07-01), Colella et al.
patent: 6453388 (2002-09-01), Gonzales et al.
patent: 6581116 (2003-06-01), Arimilli et al.
patent: 2001/0010063 (2001-07-01), Hirose et al.
patent: 2003/0128699 (2003-07-01), Reams
patent: 0489944 (1990-12-01), None
patent: 0627688 (1994-05-01), None
patent: 0627688 (1994-05-01), None
IBM Technical Disclosure Bulletin, vol. 32, No. 8B, Jan. 1990, AT887-0871, TET, R. Arimilli, S. Dhawan and D.W. Siegel, Dynamic Bus Transfer Algorithm.
IBM Technical Disclosure Bulletin, vol. 38, No. 07, Jul. 1995, AT893-0549, MEM, L.B. Arimilli and P.J. Satz, Reduced Logic Data Alignment for Programmed Input/Output Store Transfer from the System Input/Output Bus to an Input/Output Bus.
IBM Technical Disclosure Bulletin, vol. 38, No. 07, Jul. 1995, AT893-0550, MEM, L.B. Arimilli and P.J. Satz, Reduced Data Alignment Logic for Programmed Input/Output Load Transfer from an I/O Bus to the System Input/Output Bus.
Angsburg Victor R.
Dieffenderfer James N.
Drerup Bernard C.
Hofmann Richard G.
Sartorius Thomas A.
Cerullo Jeremy S.
Cioffi James J.
Hoffman Warnick & D'Alessandro LLC
International Business Machines - Corporation
Perveen Rehana
LandOfFree
Single request data transfer regardless of size and alignment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single request data transfer regardless of size and alignment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single request data transfer regardless of size and alignment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3682286