Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-05-02
2006-05-02
Tsai, H. Jey (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S246000, C438S248000
Reexamination Certificate
active
07037776
ABSTRACT:
A method of fabricating a DRAM cell, comprising the following steps. A substrate is provided. An isolation structure is formed within the substrate. The substrate is patterned to form nodes adjacent the isolation structure. Doped regions are formed with the substrate adjacent the nodes. A gate dielectric layer is formed over the patterned substrate, lining the nodes. A conductive layer is formed over the gate dielectric layer, filling the nodes. The conductive layer is patterned to form: a top electrode capacitor within the nodes; and respective word lines over the substrate adjacent the top electrode capacitor; each word line having exposed side walls. Source/drain regions are formed adjacent the word lines.
REFERENCES:
patent: 4577395 (1986-03-01), Shibata
patent: 4761385 (1988-08-01), Pfiester
patent: 4907047 (1990-03-01), Kato et al.
patent: 5208657 (1993-05-01), Chatterjee et al.
patent: 5574621 (1996-11-01), Sakamoto et al.
patent: 5792686 (1998-08-01), Chen et al.
patent: 5793075 (1998-08-01), Alsmeier et al.
patent: 6107135 (2000-08-01), Kleinhenz et al.
patent: 6177697 (2001-01-01), Cunningham
patent: 6794698 (2004-09-01), Perng et al.
Huang Jenn-Ming
Lin Chen-Yong
LandOfFree
Single polysilicon process for DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single polysilicon process for DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single polysilicon process for DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3612601