Single level metal memory cell using chalcogenide cladding

Details Single level metal memory cell using chalcogenide cladding Single level metal memory cell using chalcogenide cladding

2001-01-30

2004-06-29

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Systems using particular element

Amorphous

C365S094000, C257S002000

Reexamination Certificate

active

06757190

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to programmable memory devices.
2. Background
Typical memory applications include dynamic random access memory (DRAM), static random access memory (SRAM), erasable programmable read only memory (EPROM), and electrically erasable programmable read only memory (EEPROM).
Solid state memory devices typically employ micro-electronic circuit elements for each memory bit (e.g., one to four transistors per bit) in memory applications. Since one or more electronic circuit elements are required for each memory bit, these devices may consume considerable chip “real estate” to store a bit of information, which limits the density of a memory chip. The primary “non-volatile” memory element of these devices, such as an EEPROM, typically employ a floating gate field effect transistor device that has limited re-programmability and which holds a charge on the gate of field effect transistor to store each memory bit. These classes of memory devices are also relatively slow to program.
Phase change memory devices use phase change materials, i.e., materials that can be electrically switched between a generally amorphous and a generally crystalline state, for electronic memory application. One type of memory element originally developed by Energy Conversion Devices, Inc. of Troy, Michigan utilizes a phase change material that can be, in one application, electrically switched between a structural state of generally amorphous and generally crystalline local order or between different detectable states of local order across the entire spectrum between completely amorphous and completely crystalline states. Typical materials suitable for such application include those utilizing various chalcogenide elements. These electrical memory devices typically do not require field effect transistor select devices, and comprise, in the electrical context, a monolithic body of thin film chalcogenide material. As a result, very little chip real estate is required to store a bit of information, thereby providing for inherently high density memory chips. The state change materials are also truly non-volatile in that, when set in either a crystalline, semi-crystalline, amorphous, or semi-amorphous state representing a resistance value, that value is retained until reset as that value represents a physical state of the material (e.g., crystalline or amorphous). Thus, phase change memory materials represent a significant improvement in non-volatile memory.
One characteristic of memory devices is the need for addressing lines, such as column and row lines to program and read a memory device. In currently conceived phase change memory devices a column line and a row line address a distinct cell formed over a substrate. The previous structures comprise a double level metal cell structure with the memory element constituting a cell composed of a volume of memory material, an electrode between a row line and the memory material, and an upper electrode overlying the memory material. The cell is coupled to a column line by a via. The via-column line contact requires the cell size of the memory device to be increased to support the contact pitch. It would be desirable in terms of reducing fabrication complexity, cost, and memory cell size to modify the addressing line configuration of a memory cell device.


REFERENCES:
patent: 5296716 (1994-03-01), Ovshinsky et al.
patent: 5789758 (1998-08-01), Reinberg
patent: 5825046 (1998-10-01), Czubatyj et al.
patent: 5879955 (1999-03-01), Gonzalez et al.
patent: 5920788 (1999-07-01), Reinberg
patent: 5933365 (1999-08-01), Klersy et al.
patent: 5970336 (1999-10-01), Wolstenhome et al.
patent: 5998244 (1999-12-01), Wolstenholme et al.
patent: 6002140 (1999-12-01), Gonzalez et al.
patent: 6031287 (2000-02-01), Harshfield
patent: 6087674 (2000-07-01), Ovshinsky et al.
patent: 6153890 (2000-11-01), Wolstenholme et al.
patent: 6229157 (2001-05-01), Sandhu
patent: 6339544 (2002-01-01), Chiang et al.
patent: 0 144 604 (1985-06-01), None
patent: WO 96/41380 (1996-12-01), None

Affiliated with

Also associated with

Rating

Single level metal memory cell using chalcogenide cladding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single level metal memory cell using chalcogenide cladding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single level metal memory cell using chalcogenide cladding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3344827