Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2006-12-19
2006-12-19
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S300000, C713S320000, C713S324000, C700S032000, C700S108000, C700S174000, C717S119000, C717S149000, C712S235000
Reexamination Certificate
active
07152170
ABSTRACT:
Processing circuits that are associated with the operation of threads in an SMT processor can be configured to operate at different performance levels based on a number of threads currently operated by the SMT processor. For example, in some embodiments according to the invention, processing circuits, such as a floating point unit or a data cache, that are associated with the operation of a thread in the SMT processor can operate in one of a high power mode or a low power mode based on the number of threads currently operated by the SMT processor. Furthermore, as the number of threads operated by the SMT operator increases, the performance levels of the processing circuits can be decreased, thereby providing the architectural benefits of the SMT processor while allowing a reduction in the amount of power consumed by the processing circuits associated with the threads. Related computer program products and methods are also disclosed.
REFERENCES:
patent: 5717892 (1998-02-01), Oldfield
patent: 5752031 (1998-05-01), Cutler et al.
patent: 5835705 (1998-11-01), Larsen et al.
patent: 5870616 (1999-02-01), Loper et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6079025 (2000-06-01), Fung
patent: 6092175 (2000-07-01), Levy et al.
patent: 6272616 (2001-08-01), Fernando et al.
patent: 6434591 (2002-08-01), Watakabe et al.
patent: 6493741 (2002-12-01), Emer et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6687838 (2004-02-01), Orenstien et al.
patent: 6711447 (2004-03-01), Saeed
patent: 6859882 (2005-02-01), Fung
patent: 6865684 (2005-03-01), Atkinson
patent: 2001/0005892 (2001-06-01), Watts, Jr. et al.
patent: 2004/0073905 (2004-04-01), Emer et al.
patent: 2004/0088708 (2004-05-01), Ramanujam et al.
patent: 0768608 (1997-04-01), None
patent: 2375202 (2002-11-01), None
patent: 1020030010759 (2003-02-01), None
patent: WO 01/48599 (2001-07-01), None
patent: WO 03/019358 (2003-03-01), None
Lo et al.; “Software-Directed Register Deallocation for Simultaneous Multithreaded Processors,”IEEE Transactions on Parallel and Distributed Systems,10(9):922-933 (1999).
Madon et al.; “A Study of a Simultaneous Multithreaded Processor Implementation,” In Euro-Par '99 Parallel Processing, Amestoy et al. (Eds.)Lecture Notes in Computer Science,Springer-Verlag Heidelberg, 1685:716-726 (1999).
Snavely et al.; “Explorations in Symbiosis on two Multithreaded Architecture,” InWorkshop on Multithreadeded Execution, Architecture, and Comilation,Jan., 1999.
Snavely et al.; “Symbiotic Jobscheduling with Priorities for a Simultaneous Multithreading Processor,” InNinth Internatinal Conference on Architectural Support for Programming Languages and Operating Systems,Nov., 2000.
Tullsen and Eggers; “Effective Cache Prefetching on Bus-Based Multiprocessors,” InACM Transactions on computer Systems,13(1):57-88 (1995).
Yong and Forney; “Emulating Unimplemented Instructions in a Simultaneous Multihthreaded Processor,”CS/ECE 752 Course Project Project,Department of Computer Sceince, University of Wisconsin-Madison, Spring, 2000.
Combined Search and Examination Report, Appln. No. GB0403738.8, mailed Jun. 18, 2004.
Calder et al.;Selective Value Prediction;In the Proceedings of the 26thInternational Symposium on computer Architecture, May 1999, pp. 1-11.
Collins et al.;Hardware Indentification of Cache Conflict Misses; In the Proceedings of the 32ndInternatinal Symposium on Microarchitecture, Nov. 1999, 10 pages.
Collins et al.;Speculative Precompution: Long-range Prefectching of Delinquent Loads,In the Proceedings of the 28thInternational Symposium on Computer Architecture, Jul. 2001, 12 pages.
Collins et al.,Dynamic Speculative Precomputation;In the Proceedings of the 34thInternational Symposium on Microarchitecture, Dec. 2001, 12 pages.
Collins et al.:Pointer Cache Assisted prefectching, pl In the Proceedings of the 35thAnnual International Symposium on Microarchitecture, Nov. 2002, pp. 1-12.
Kumar et al.:Compiling for Instruction Cache Performance on a Multithreaded Architecture,In the Proceedings of the 35thInternatinal Symposium on Microarchitecture, Nov. 2002, 11 pages.
Lo et al.:Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading,In ACM Transactions on Computer Sytems, Aug. 1997, pp. 1-25.
Lo, et al.;Tuning Compiler Optimizations for Simultaneous Multithreading,In the Proceedings of Micro-30, Dec. 1997, 12 pages.
Mitchell et al.;ILP versus TLP on SMT,In the Proceedings of Supercomputing, 1999, pp. 1-10.
Reinman et al.;Classifying Load and Store Instructions for Memory Renaming,In the Proceedings of the International Conference on Supercomputing, Jun. 1999, pp. 1-10.
Seng et al.;Power-Sensitive Multithreaded Architecture,In the Proceedings of the 200 International Conference in Computer Design, 2000, pp. 1-8.
Seng et al.;Reducing Power with Dynamic Critical Path Informaiton,In the Proceedings of the 34thInternational Symposium on Microarchitecture, 2001, 10 pages.
Snavely et al.;Symbiotic Jobscheduling for Simultaneous Multithreading Processor,in the Proceedings of ASPLOS IX,Nov. 2000, 11 pages.
Tullsen et al.:Simultaneous Multithreading: Maximizing On-Chip Paralleslism;In the Proceedings of the 22ndAnnula International Sympoium on Computer Architecture, Jun. 1995, 12 pages.
Tullsen et al;Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor,In the Proceedings of the 5thInternational Symposium on High-Performance Computer Architecture, Jan. 1999, 5 pages.
Tullsen et al.;Storageless Value Prediction Using Prior Register Values,I nthe Proceedings of the 26thInternational Symposium on Computer Architecture, May 1999, 10 pages.
Tullsen et al.;Handling Long-latency Loads in a Simultaneous Multithreading Processor;In the Proceedings of teh 34thInternatinal Symposium on Microarchitecture, Dec. 2001, 10 pages.
Tune et al.;Quantifying Instruction Critically,In the 11thInternational Conference on Parallel Architecture and Compilation Techniques (PACT), Sep. 2002, pp. 1-11.
Tune et al.;Dynamic Prediction of Critical Path Instructions,In the Proceedings of the 7thInternational Symposium on High Performance Computer Architecture, Jan. 2001, pp. 1-11.
Wallace et al.;Threaded Multiple Path Execution,In the Proceedings of the 25thInternational Symposium on Computer Architecture, Jun. 1998, pp. 1-12.
Wallace et al.:Instruction Recycling on a Multiple-Path Processors,In the Proceedings of the 5thInternational Symposium On High Performance computer Architecture, Jan. 1999, pp. 1-10.
Combined Search and Examination Report for British patent application 0508862.0 mailed on May 31, 2005.
Browne Lynne H.
Myers Bigel Sibley & Sajovec P.A.
Patel Nitin C.
Samsung Electronics Co,. Ltd.
LandOfFree
Simultaneous multi-threading processor circuits and computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous multi-threading processor circuits and computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous multi-threading processor circuits and computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3693571