Simultaneous data transfer through read and write buffers of a D

Details Simultaneous data transfer through read and write buffers of a D Simultaneous data transfer through read and write buffers of a D

1996-10-18

1999-11-09

Nelms, David

Static information storage and retrieval

Read/write circuit

36518905, G11C 700

Patent

active

059826720

ABSTRACT:
A DMA controller has a first data buffer and a second data buffer. First data from a first bus can be loaded into the first data buffer at the same time that second data from a second bus is loaded into the second data buffer. Once the data is present in the first and second data buffers, the first data in the first data buffer can be supplied to the second bus at the same time that the second data in the second data buffer is supplied to the first bus (or alternatively to a third bus). In some embodiments, the second bus is a high speed parallel bus and the first and third data buses are I/O data buses for coupling the DMA controller to codecs. In some embodiments, data from the first data bus can be loaded into the first data buffer at the same time that data in the second data buffer is supplied to the third data bus. An address generator generates addresses onto the second data bus for the transfer of data between the DMA controller and the second data bus.

REFERENCES:
patent: 4787033 (1988-11-01), Bomba et al.
patent: 5119292 (1992-06-01), Baker et al.
patent: 5297231 (1994-03-01), Miller
patent: 5404480 (1995-04-01), Suzuki
patent: 5416910 (1995-05-01), Moyer et al.
patent: 5418967 (1995-05-01), Simcoe et al.
patent: 5475850 (1995-12-01), Kahn
patent: 5506971 (1996-04-01), Gullette et al.
patent: 5530902 (1996-06-01), McRoberts et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5553220 (1996-09-01), Keene
patent: 5555425 (1996-09-01), Zeller et al.
patent: 5566371 (1996-10-01), Ogawa
patent: 5574868 (1996-11-01), Mariesetty
patent: 5586248 (1996-12-01), Alexander et al.
patent: 5586253 (1996-12-01), Green et al.
patent: 5621897 (1997-04-01), Boury et al.
patent: 5630077 (1997-05-01), Krein et al.
patent: 5634040 (1997-05-01), Her et al.
patent: 5649209 (1997-07-01), Umetsu et al.
patent: 5701184 (1997-12-01), Motoyama
patent: 5706417 (1998-01-01), Adelson
patent: 5706419 (1998-01-01), Matsugu et al.
patent: 5749093 (1998-05-01), Kabayashi et al.
Betty Prince, Semiconductor Memories, pp. 200-201, 1983.
"Am29200 Microprocessor Block Diagram", 2 pages, (date unknown).
"82C37A-5 CHMOS High Performance Programmable DMA Controller", Intel, Sep. (1988), pp. 3-33-3-50.
"KS0122 Product Brief", Samsung Electronics, Advace Information, pp. 1-8 (date unknown).
"KS0119 Data Sheet" Samsung Semiconductor, pp. 1-50 (Jul. 1995).
"Digital Video Interface Application Notes", pp. 1-19 and 51-54, Samsung Data Sheet (date unknown).
1996 Samsung Databook, "Multi Media IC", Samsung Electronics pp. 47-93 and 134-161, (Nov. 1995).
"Am2900 and Am29205 RISC Microcontrollers User's Manual", Advanced Micro Devices, pp. 11-1 through 11-15, (1994).
"Serial Port 16-Bit SoundComm Codec", Analog Device AD1843, pp. 20-25, (1996).
"Am2900 and Am29205 RISC Microcontrollers", Advanced Micro Devices , pp. 1-31, (1994).
PD8257 Programmable DMA Controller, NEC 1987 Microcomputer Products Data Book, vol. 2 of 2, pp. 8-79 through 8-89, (1987).
PD71071 DMA Controller, NEC 1987 Microcomputer Products Data Book, vol. 2 of 2, pp. 7-91 through 7-125, (1987).

Affiliated with

Also associated with

Rating

Simultaneous data transfer through read and write buffers of a D does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simultaneous data transfer through read and write buffers of a D, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous data transfer through read and write buffers of a D will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1465227