Simultaneous AC logic self-test of multiple clock domains

Details Simultaneous AC logic self-test of multiple clock domains Simultaneous AC logic self-test of multiple clock domains

2004-01-08

2008-08-05

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S700000

Reexamination Certificate

active

07409613

ABSTRACT:
A technique is provided for simultaneous and/or selective self-testing of internal logic and asynchronous boundaries of an IC having a plurality of clock domains. A clock command is generated by an on product clock generator for each clock domain simultaneously; and an asynchronous receive clock driver provides a programmable delay to a capture clock based on predetermined cycle requirements of the asynchronous boundaries. Asynchronous boundary test requirements are defined exclusively from the perspective of the asynchronous boundary receiver latches, thereby reducing dependencies among clock domains. Advantageously, the design of internal logic and asynchronous boundaries of each clock domain, ultimately residing within an IC, can proceed without a priori knowledge of how the clock domain will eventually be used in aggregation with other clock domains.

REFERENCES:
patent: 5222237 (1993-06-01), Hillis
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5680543 (1997-10-01), Bhawmik
patent: 5900753 (1999-05-01), Cote et al.
patent: 5909451 (1999-06-01), Lach et al.
patent: 6115827 (2000-09-01), Nadeau-Dostie et al.
patent: 6163545 (2000-12-01), Flood et al.
patent: 6247082 (2001-06-01), Lo et al.
patent: 6327684 (2001-12-01), Nadeau-Dostie et al.
patent: 6327685 (2001-12-01), Koprowski et al.
patent: 6434733 (2002-08-01), Duggirala et al.
patent: 6442722 (2002-08-01), Nadeau-Dostie et al.
patent: 6467044 (2002-10-01), Lackey
patent: 2004/0163021 (2004-08-01), Nadeau-Dostie
patent: 2005/0055615 (2005-03-01), Agashe et al.
patent: WO 02/077656 (2002-03-01), None
Schmid, et al., “Advanced Synchronous Scan Test Methodology for Multi Clock Domain ASICs”, Proceedings 17th, IEEE VLSI Test Symposium, pp. 106-113, 1999.
IBM Technical Disclosure Bulletin, “Method and Apparatus for Handling Multiple Clock Domain at Speed Logic Built-in Self-Test within a Single Logic Built-in Self-Test Structure”, vol. 38, No. 11, Nov. 1995, p. 499.

Affiliated with

Also associated with

Rating

Simultaneous AC logic self-test of multiple clock domains does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simultaneous AC logic self-test of multiple clock domains, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous AC logic self-test of multiple clock domains will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4012810