Simple error-correction codes for data buffers

Details Simple error-correction codes for data buffers Simple error-correction codes for data buffers

2007-10-02

2007-10-02

Lamarre, Guy (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S801000

Reexamination Certificate

active

10608320

ABSTRACT:
A method of and apparatus for handling errors occurring in data stored in memory is presented. Data to be stored in a buffer memory is applied to a generator matrix to generate parity check bits. The parity check bits are stored in the buffer memory along with the data. The stored data and parity check bits are read and the read data is used to regenerate the parity check bits. A result produced from the stored and regenerated parity check bits is usable to directly identify a location of an erroneous bit of the data in the buffer memory.

REFERENCES:
patent: 4862462 (1989-08-01), Zulian
patent: 5452429 (1995-09-01), Fuoco et al.
patent: 5490155 (1996-02-01), Abdoo et al.
patent: 5537425 (1996-07-01), Tsou
patent: 5555250 (1996-09-01), Walker et al.
patent: 5612965 (1997-03-01), Michaelson
patent: 5663969 (1997-09-01), Tsou
patent: 5666371 (1997-09-01), Purdham
patent: 5784393 (1998-07-01), Byers et al.
patent: 6799291 (2004-09-01), Kilmer et al.

Affiliated with

Also associated with

Rating

Simple error-correction codes for data buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simple error-correction codes for data buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simple error-correction codes for data buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3829072