Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-03-06
2007-03-06
Pham, Thanhha S. (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S624000, C438S687000
Reexamination Certificate
active
10177855
ABSTRACT:
A method of fabricating at least one damascene opening comprising the following steps. A structure having at least one exposed conductive structure is provided. A dielectric barrier layer over the structure and the at least one exposed conductive structure. A lower low-k dielectric layer is formed over the dielectric barrier layer. An upper low-k dielectric layer is formed over the lower low-k dielectric layer. An SRO etch stop layer is formed between the lower low-k dielectric layer and the upper low-k dielectric layer and/or an SRO hard mask layer is formed over the upper low-k dielectric layer. At least the upper and lower low-k dielectric layers are patterned to form the at least one damascene opening exposing at least a portion of the at least one conductive structure, wherein the at least one SRO layer has a high etch selectivity relative to the lower and upper low-k dielectric layers.
REFERENCES:
patent: 5976984 (1999-11-01), Chen et al.
patent: 6133143 (2000-10-01), Lin et al.
patent: 6166427 (2000-12-01), Huang et al.
patent: 6174797 (2001-01-01), Bao et al.
patent: 6207556 (2001-03-01), Hsu
patent: 6228756 (2001-05-01), Lee
patent: 6475925 (2002-11-01), Braeckelmann et al.
patent: 6696222 (2004-02-01), Hsue et al.
patent: 6696719 (2004-02-01), Yamamoto
patent: 2001/0017402 (2001-08-01), Usami
patent: 1201784 (2002-05-01), None
patent: 405223 (2000-09-01), None
patent: 439188 (2001-06-01), None
patent: 472322 (2002-01-01), None
patent: 473924 (2002-01-01), None
Chooi Simon
Huang Liu
Sudijono John
Ackerman Stephen B.
Chartered Semiconductor Manufacturing Ltd.
Pham Thanhha S.
Saile Ackerman LLC
Stanton Stephen G.
LandOfFree
Silicon-rich oxide for copper damascene interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon-rich oxide for copper damascene interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-rich oxide for copper damascene interconnect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3763008