Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-06-05
2007-06-05
Ngô, Ngân V. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE27102, C257SE21662, C257SE21671
Reexamination Certificate
active
11162472
ABSTRACT:
A silicon-on-insulator (SOI) Read Only Memory (ROM), and a method of making the SOI ROM. ROM cells are located at the intersections of stripes in the surface SOI layer with orthogonally oriented wires on a conductor layer. Contacts from the wires connect to ROM cell diodes in the upper surface of the stripes. ROM cell personalization is the presence or absence of a diode and/or contact.
REFERENCES:
patent: 5627092 (1997-05-01), Alsmeier et al.
patent: 6373753 (2002-04-01), Proebsting
patent: 6414365 (2002-07-01), Letavic et al.
patent: 6426252 (2002-07-01), Radens et al.
patent: 6489655 (2002-12-01), Doyle et al.
patent: 6660568 (2003-12-01), Gaidis
patent: 6787383 (2004-09-01), Chidambarro et al.
patent: 6861697 (2005-03-01), Violette et al.
Furukawa Toshiharu
Hakey Mark C.
Holmes Steven J.
Horak David V.
Koburger, III Charles W.
Law Office of Charles W. Peterson, Jr.
Ngo Ngan V.
Sabo, Esq. William D.
LandOfFree
Silicon-on-insulator (SOI) Read Only Memory (ROM) array and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon-on-insulator (SOI) Read Only Memory (ROM) array and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-on-insulator (SOI) Read Only Memory (ROM) array and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3856595