Signal driver having selectable aggregate slew rate to...

Electronic digital logic circuitry – Interface – Current driving

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S027000, C327S108000, C327S138000

Reexamination Certificate

active

07598772

ABSTRACT:
A signal driver having a selectable aggregate slew rate, a method of driving a signal driver and a signal driver incorporating the driver or the method. The driver includes plural partial drivers configured to output signals based on time constants established by corresponding plural time-delay networks associated therewith. The signal driver further includes a slew rate selector coupled to the plural time-delay networks and configured to provide a common signal thereto to cause the plural time-delay networks to achieve target time constants, the target time constants causing the output signals to be generated such that the signal driver achieves the selectable aggregate slew rate.

REFERENCES:
patent: 6744287 (2004-06-01), Mooney et al.
patent: 7176729 (2007-02-01), Hayashi et al.
patent: 2005/0127967 (2005-06-01), Allen
patent: 2007/0069784 (2007-03-01), Shin et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Signal driver having selectable aggregate slew rate to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal driver having selectable aggregate slew rate to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal driver having selectable aggregate slew rate to... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4138232

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.