Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-10-16
2003-06-24
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
Reexamination Certificate
active
06583479
ABSTRACT:
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
BACKGROUND
Memory devices for non-volatile storage of information are currently in widespread use today, being used in a myriad of applications. A few examples of non-volatile semiconductor memory include read only memory (ROM), programmable read only memory (PROM), erasable programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM) and flash EEPROM.
Semiconductor EEPROM devices involve more complex processing and testing procedures than ROM, but have the advantage of electrical programming and erasing. Using EEPROM devices in circuitry permits in-circuit erasing and reprogramming of the device, a feat not possible with conventional EPROM memory. Flash EEPROMs are similar to EEPROMs in that memory cells can be programmed (i.e., written) and erased electrically but with the additional ability of erasing all memory cells at once, hence the term flash EEPROM.
An example of a single transistor Oxide-Nitrogen-Oxide (ONO) EEPROM device is disclosed in the technical article entitled “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device,” T. Y. Chan, K. K. Young and Chenming Hu, IEEE Electron Device Letters, March 1987. The memory cell is programmed by hot electron injection and the injected charges are stored in the oxide-nitride-oxide (ONO) layer of the device. This article teaches programming and reading in the forward direction. Thus, a wider charge trapping region is required to achieve a sufficiently large difference in threshold voltages between programming and reading. This, however, makes it much more difficult to erase the device.
An attempt to improve the erasure of such ONO EEPROM devices is disclosed in both U.S. Pat. No. 5,768,192 and PCT patent application publication WO 99/07000, the contents of which are hereby incorporated herein by reference. In those disclosed devices, a cell is erased by applying a constant negative voltage to the gate over a plurality of cycles. However, the number of cycles and time to erase the memory cell can become large. Furthermore, the memory cell may become degraded should the number of cycles needed to erase the cell becomes too large. The slowing down of the erase speed is due to the trapping of electrons in the oxide layers or charge spill over into the nitride layer.
SUMMARY OF THE INVENTION
The present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims. By way of introduction, the preferred embodiments described below relate to a non-volatile read only memory transistor. The transistor includes a channel having a first end comprising a source and a second end comprising a drain. The source being located in a first plane and the drain being located in a second plane with the second plane being oriented substantially parallel to the first plane. Wherein the channel is located in a third plane, the third plane being oriented substantially perpendicular to the first and second planes.
The preferred embodiments further relate to a method for fabricating a non-volatile read only memory device in a substrate. The method comprises: fabricating a trench in the substrate, the trench having a top portion, a bottom portion oriented substantially parallel to the top portion and a wall extending perpendicularly from the top portion to the bottom portion; fabricating a source in the bottom portion of the trench; fabricating a drain in the top portion of the trench; and fabricating a channel in the wall between the source and the drain.
REFERENCES:
patent: 4173766 (1979-11-01), Hayes
patent: 5071782 (1991-12-01), Mori
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5280446 (1994-01-01), Ma et al.
patent: 5349221 (1994-09-01), Shimoji
patent: 5554550 (1996-09-01), Yang
patent: 5561620 (1996-10-01), Chen et al.
patent: 5598369 (1997-01-01), Chen et al.
patent: 5617357 (1997-04-01), Haddad et al.
patent: 5675537 (1997-10-01), Bill et al.
patent: 5708588 (1998-01-01), Haddad et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5790456 (1998-08-01), Haddad
patent: 5805502 (1998-09-01), Tang et al.
patent: 5825686 (1998-10-01), Schmitt-Landsiedel et al.
patent: 5888867 (1999-03-01), Wang et al.
patent: 6093606 (2000-07-01), Lin et al.
patent: 6114205 (2000-09-01), Mori
patent: 6143636 (2000-11-01), Forbes et al.
patent: 6190968 (2001-02-01), Kalnitsky et al.
patent: 6191459 (2001-02-01), Hofmann et al.
patent: 6204123 (2001-03-01), Mori
patent: 6319777 (2001-11-01), Hueting et al.
patent: 2157489 (1985-03-01), None
patent: WO 99/07000 (1998-08-01), None
T.Y. Chan, K.K. Young and Chenming Hu, “A True Single Transistor Oxide-Nitride-Oxide EEPROM Device”, IEEE Electron Device Letters, Vo. EDL-8, No. 3, Mar. 1987.
Buskirk Michael Van
Chen Pau-Ling
Fastow Richard M.
Higashitani Masaaki
Hollmer Shane C.
Blum David S
Jr. Carl Whitehead
LandOfFree
Sidewall NROM and method of manufacture thereof for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sidewall NROM and method of manufacture thereof for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sidewall NROM and method of manufacture thereof for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3145393