Short channel self-aligned VMOS field effect transistor

Details Short channel self-aligned VMOS field effect transistor Short channel self-aligned VMOS field effect transistor

1998-03-17

1999-09-28

Trinh, Michael

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438270, 438271, 438589, H01L 21336

Patent

active

059602716

ABSTRACT:
A field effect transistor with a trench or groove gate having V-shaped walls is formed in a semiconductor substrate and a gate oxide is grown on the V-shaped walls to the surface of substrate and filled with a gate electrode material, such a polysilicon. Preferably, the bottom of the V-shaped walls are rounded before the trench is filled. Source/drain impurities either are diffused or implanted into the areas of the substrate on both sides of the surface oxide of the V-shaped gate. Contacts are made to the source, drain, and gate within field isolation to complete the structure. The resultant FET structure comprises a self aligned V-shaped gate having conventional source and drain surrounded by field isolation but with an effective channel length (L.sub.eff) of less than about one-half of the surface width of the gate. Preferably, the converging walls of the V-shaped gate end in a rounded concave bottom. Because of the V-shaped structure of the gate, the effective saturated length of the channel with drain voltage applied only extends from the edge of the source to just prior to the tip of the V-shaped structure in the interior of the semiconductor substrate. The drain side of the V-shaped structure becomes a depletion region due to the applied drain voltage. Due to this characteristic of such a structure, the surface width of the gate can be, for example, two or more times the distance of the desired channel length thereby permitting conventional lithography to be used to define the gate lengths much shorter than the lithographic limit.

REFERENCES:
patent: 4102714 (1978-07-01), DeBar et al.
patent: 4131907 (1978-12-01), Ouyang
patent: 4200968 (1980-05-01), Schroeder
patent: 4227297 (1980-10-01), Angerstein
patent: 4316203 (1982-02-01), Tohgei
patent: 4502208 (1985-03-01), McPherson
patent: 4567641 (1986-02-01), Baliga et al.
patent: 4682405 (1987-07-01), Blanchard et al.
patent: 4859621 (1989-08-01), Einthoven
patent: 5016067 (1991-05-01), Mori
patent: 5371024 (1994-12-01), Hieda
patent: 5451805 (1995-09-01), Yang
patent: 5466616 (1995-11-01), Yang
patent: 5470770 (1995-11-01), Takahashi et al.
patent: 5474943 (1995-12-01), Hshieh et al.
patent: 5508547 (1996-04-01), Yang
patent: 5811336 (1998-09-01), Kasai
Sun, S.C.; Plummer, James D., "Electron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces," IEEE Transactions On Electron Devices, vol. ED-27, No. 8, Aug., 1980.

Affiliated with

Also associated with

Rating

Short channel self-aligned VMOS field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Short channel self-aligned VMOS field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Short channel self-aligned VMOS field effect transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-715047