Electrical computers and digital processing systems: memory – Address formation
Patent
1997-03-21
1999-08-03
Cabeca, John W.
Electrical computers and digital processing systems: memory
Address formation
711 1, 711 5, 711221, G06F 1200
Patent
active
059338555
ABSTRACT:
Architectures and circuits are described for various implementations of a memory-centric computing system for DSP and other compute-intensive applications. A shared, reconfigurable memory system is accessible to both a host processor or controller and to one or more execution units such as a DSP execution unit. By swapping memory space between the processor and the execution unit so as to support continuous execution and I/O, improved performance is achieved while cost is reduced. The shared memory system includes multiple reconfigurable memory segments to allow allocation of various amounts of memory to respective execution units or I/O or DMA channels as needed to optimize performance. A "virtual two-port" solution also is described for using single-port memory in the shared configuration with multiple address sources.
REFERENCES:
patent: 4984205 (1991-01-01), Sugibayashi
patent: 5293586 (1994-03-01), Yamazaki et al.
patent: 5301295 (1994-04-01), Leary et al.
patent: 5313413 (1994-05-01), Bhatia et al.
patent: 5412740 (1995-05-01), Fadavi-Ardekani
patent: 5418910 (1995-05-01), Siegel
patent: 5434989 (1995-07-01), Yamaguchi
patent: 5515329 (1996-05-01), Dalton et al.
patent: 5627994 (1997-05-01), Levy et al.
Barron and Higbie, Computer Architecture (Addison-Wesley, 1992) at pp. 196-204.
Cypress Semiconductor, Product Description CY7C604 Cache Controller and Memory Management Unit (CMU); Document #38-00091; pp. 6-13-6-16.
Integrated Device Technology, Inc., 32K.times.32 MCache Synchonous Pipelined Cache RAM; (1996); IDT71F432; pp. 13.1.1-5.
Integrated Device Technology, Inc., 256KB/512KB Pipelined Burst Fusion Memory Secondary Cache Modules; (Jul., 1996); IDT7MPV6204, 5, 6, 8; pp. 1-7.
Integrated Device Technology, Inc., High-Speed 16K.times.8 Dual-Port Static RAM; (1990); IDT7006S/L; pp. 1-21.
Integrated Device Technology, Inc., High-Speed 1K.times.8 Four-Port Static RAM; (1990); IDT7050L; pp. 1-11.
Integrated Device Technology, Inc., High-Speed 2K.times.8 Four-Port Static RAM; (1990); IDT7052; IDT7052L; pp. 1-11.
Integrated Device Technology, Inc., CMOS Static RAM 64K(4K .times.16 IBT) Registered RAM w/SPC; (1990); IDT 70502S, IDT70502L; pp. 1-24.
Integrated Device Technology, Inc., High-Performance Fixed-Point Fast Fourier Transform Processor (1989); Application Note AN-23; pp. S-14-31-48.
Address Generation, DSP56002 Architecture and Addressing Modes, chap. 3.; pp. 66-70.
Address Generation, DSP56002 Architecture and Addressing Modes, chaps. 1-3.; pp. 22-77.
IEEE Journal of Solid-Sate Circuits, vol. 26, No. 12, Dec. 1991, A 300-MOPS Video Signal Processor with a Parallel Architecture, Toshihiro Minami, et al., pp. 1868-1875.
Texas Instruments, Advance Information, TMS44460, TMS46460, TMS46460P, 1048576-Word By 4-BIT Dynamic Random-Access Memories, Jun., 1995, pp. 4-5-4-6.
EE Times, NEC Turns Virtual Channel on Memory Latencies, Nov. 17, 1997, pp. 4-7.
Chilyon's ECN Magazine, Technological Horizons, Chris Webb, Cypress Semiconductor Corp., Nov., 1996, pp. 1-4.
Integrated Device Technology, Inc., 32K.times.32 CacheRAM with Interleaver/Linear Burst Counter; (Jul. 1996); IDT71V432; pp. 1-14.
Cabeca John W.
Namazi Mehdi
LandOfFree
Shared, reconfigurable memory architectures for digital signal p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared, reconfigurable memory architectures for digital signal p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared, reconfigurable memory architectures for digital signal p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-860656