Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2001-10-24
2004-02-10
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S152000, C713S502000, C710S305000, C709S212000
Reexamination Certificate
active
06691216
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not applicable.
BACKGROUND OF THE INVENTION
The present invention generally relates to digital signal processors. More particularly, the invention relates to memory in digital signal processors. Still more particularly, the invention relates to a program memory that is shared between multiple central processing unit (CPU) cores and that can fetch instructions for multiple CPU cores in the same clock cycle.
Microprocessors generally include a variety of logic circuits fabricated on a single semiconductor chip. Such logic circuits typically include a central processing unit (CPU) core, memory, and numerous other components. Some microprocessors, such as digital signal processors (DSPs) provided by Texas Instruments, may include more than one CPU core on the same chip. For such multi-core DSP devices, typically each CPU core has an associated memory in which it stores data and program instructions. In other words, for every CPU core in a multi-core DSP device, there is a corresponding memory reserved for use by that CPU core.
It is generally desirable for microprocessors such as DSPs to be compact, consume very little power, and generate as little heat as possible. This is especially true for DSPs that reside in small, battery-powered devices such as cellular telephones, pagers, and the like. Accordingly, any improvement in DSP technology that results in smaller and lighter devices that require less power is highly desirable.
BRIEF SUMMARY OF THE INVENTION
The invention disclosed may advantageously provide a compact, low power design by eliminating redundancy of on-board memory in multi-core DSP devices. In one embodiment, the multi-core DSP device has a shared program memory. As each of the program cores may execute the same software program, memory requirements may be reduced by having multiple processor cores share only a single copy of the software. Accordingly, a program memory is coupled to each of the processor cores by a corresponding instruction bus. Preferably the program memory services two or more instruction requests in each clock cycle. Data, however, is preferably stored in separate memory arrays local to the processor core subsystems. The processor cores each access their data via a dedicated data bus.
According to a preferred implementation, the program memory includes a “wrapper” that can perform one memory access in the first half of each clock cycle and a second memory access in the second half of the clock cycle. A designated set of instruction buses is allowed to arbitrate for only the first access, and the remaining instruction buses are allowed to arbitrate for only the second access. In this manner, a reduction in on-board memory requirements and associated power consumption advantageously may be achieved.
REFERENCES:
patent: 4447877 (1984-05-01), Grondalski
patent: 5659688 (1997-08-01), Nimishakavi et al.
patent: 5838934 (1998-11-01), Boutaud et al.
patent: 5890013 (1999-03-01), Nair et al.
patent: 6058458 (2000-05-01), Lee
patent: 2002/0004877 (2002-01-01), Boles
patent: 2002/0059393 (2002-05-01), Reimer et al.
patent: 2002/0059502 (2002-05-01), Reimer et al.
patent: 2003/0018859 (2003-01-01), Smith
patent: 1 239 374 (2002-09-01), None
patent: WO 94 09437 (1994-04-01), None
Bui Dan K.
Ghai Irvinderpal S.
Hopkins Harland Glenn
Jones Jason A. T.
Kelly Kenneth C.
Brady III W. James
Chace Christian P.
Marshall, Jr. Robert D.
Sparks Donald
Telecky , Jr. Frederick J.
LandOfFree
Shared program memory for use in multicore DSP devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared program memory for use in multicore DSP devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared program memory for use in multicore DSP devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3331069