Shallow trench isolation stress adjuster for MOS transistor

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S424000, C257SE21409, C257SE21546

Reexamination Certificate

active

07811893

ABSTRACT:
The present invention provides, in one embodiment, a method of manufacturing a metal oxide semiconductor (MOS) transistor (100). The method comprises forming an active area (105) in a substrate (115), wherein the active area (105) is bounded by an isolation structure (120). The method further includes placing at least one stress adjuster (130) adjacent the active area (105), wherein the stress adjuster (130) is positioned to modify a mobility of a majority carrier within a channel region (155) of the MOS transistor (100). Other embodiments of the present invention include a MOS transistor device (200) and a process (300) for constructing an integrated circuit.

REFERENCES:
patent: 5909628 (1999-06-01), Chatterjee et al.
patent: 6297128 (2001-10-01), Kim et al.
patent: 7019380 (2006-03-01), Sanuki
patent: 7129139 (2006-10-01), Murthy et al.
patent: 7442618 (2008-10-01), Chong et al.
patent: 7470973 (2008-12-01), Takao
patent: 7615840 (2009-11-01), Hampp et al.
patent: 2003/0032272 (2003-02-01), Mandelman et al.
Stanley Wolf, “Silicon Processing for the VSLI Era”, vol. 4, Lattice Press 2000, p. 459.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Shallow trench isolation stress adjuster for MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shallow trench isolation stress adjuster for MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shallow trench isolation stress adjuster for MOS transistor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4174280

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.