Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1991-09-04
1993-03-30
Gossage, Glenn
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365221, 36518912, 365233, 36518909, 377 78, 377 67, G11C 1900, G11C 11407, G11C 11413
Patent
active
051989999
ABSTRACT:
A semiconductor memory has an output data latch circuit controlled in response to a clock signal shifted by a half period from a control clock input to n one-bit shift register stages. The memory device includes a plurality of read data latch circuits, as well as a plurality of write or address data latch circuits, coupled to the n one-bit shift register stages and to a plurality of selector or multiplexor circuits. A noise filter is inserted in a clock input supply path to the n one-bit shift register stages but is not inserted in a clock input supply path to the output data latch circuit.
REFERENCES:
patent: 3691538 (1972-09-01), Haney et al.
patent: 4697279 (1987-09-01), Baratti et al.
patent: 4733376 (1988-03-01), Ogawa
patent: 4779234 (1988-10-01), Kaneko et al.
patent: 4856034 (1989-08-01), Takeuchi et al.
patent: 4860327 (1989-08-01), Nakagawa et al.
patent: 4903242 (1990-02-01), Hamaguchi et al.
patent: 4912680 (1990-03-01), Masaki et al.
Abe Katsumi
Koinuma Hiroyuki
Nakagawa Kaoru
Gossage Glenn
Kabushiki Kaisha Toshiba
LandOfFree
Serial input/output semiconductor memory including an output dat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial input/output semiconductor memory including an output dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial input/output semiconductor memory including an output dat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1286372