Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2007-09-18
2007-09-18
Le, Thong Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Precharge
C365S196000, C365S207000
Reexamination Certificate
active
10913128
ABSTRACT:
A sensing circuit for a semiconductor memory comprising a circuit branch intended to be electrically coupled to a memory bit line having connected thereto a memory cell to be sensed. A bit line precharge circuit is provided, for precharging the memory bit line to a predetermined potential in a precharge phase of a memory cell sensing operation. An evaluation circuit is associated with the memory bit line for evaluating an electric quantity developing on the memory bit line during an evaluation phase of the memory cell sensing operation; the electric quantity that develops on the memory bit line is indicative of an information content of the memory cell. The bit line precharge circuit is adapted to both charging and discharging the memory bit line, so that the predetermined bit line potential is reached irrespective of a memory bit line initial potential at the beginning of the precharge phase. The bit line precharge circuit is adapted to both charging and discharging the memory bit line, depending on a difference between a memory bit line potential and the predetermined bit line potential. At least the precharge circuit includes a precharge negative feedback control loop, for controlling the memory bit line potential during the precharge phase. A same circuit element is provided that controls the memory bit line potential during the precharge phase and evaluates the electric quantity during the evaluation phase of the memory cell sensing operation.
REFERENCES:
patent: 5432746 (1995-07-01), Guedj
patent: 5469382 (1995-11-01), Yero
patent: 5581511 (1996-12-01), Gaultier et al.
patent: 5675535 (1997-10-01), Jinbo
patent: 5850359 (1998-12-01), Liu
patent: 6104666 (2000-08-01), Kumar
patent: 2001/0024381 (2001-09-01), Fuchigami et al.
patent: 2003/0026120 (2003-02-01), Scheurerlein
patent: 2003/0214861 (2003-11-01), Takano et al.
patent: 0399362 (1990-11-01), None
patent: 0399820 (1990-11-01), None
Partial European Search Report, EP03017939, Jan. 21, 2004.
Chun, Jino, et al., A 1.2 ns GaAs 4K Read Only Memory, IEEE, pp. 83-86, Nov. 1988.
Bolandrina Efrem
Fiorina Sara
Onorato Marco
Schippers Stefan
Vimercati Daniele
Graybeal Jackson Haley LLP
Le Thong Q.
STMicroelectronics S.r.l.
LandOfFree
Sensing circuit for a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sensing circuit for a semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sensing circuit for a semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3760556