Static information storage and retrieval – Read/write circuit – Precharge
Patent
1998-03-04
1999-12-07
Phan, Trong
Static information storage and retrieval
Read/write circuit
Precharge
365207, G11C 700, G11C 702
Patent
active
05999469&
ABSTRACT:
A network in a memory device for selecting a bit line during a data read or a data write. The network includes a first bit line in communication with a bitcell and a second bit line in communication with the bitcell. A charger is in communication with the first and second bit lines, and the charger is configured to charge the first bit line to a first charged level and the second bit line to a second charged level before a data read or a data write. A sensor is connected to the first and second bit lines. The bitcell drives one bit line up and the other bit line down during a data read. The sensor senses a difference between the first and second bit lines to select one of the first and second bit lines during a data read.
REFERENCES:
patent: 4567387 (1986-01-01), Wacyk
patent: 4725986 (1988-02-01), Kouba
patent: 4888737 (1989-12-01), Sato
patent: 4893276 (1990-01-01), Okuyama
patent: 4988888 (1991-01-01), Hirose et al.
patent: 4996671 (1991-02-01), Suzuki et al.
patent: 5058072 (1991-10-01), Kashimura
patent: 5204838 (1993-04-01), Son et al.
patent: 5309401 (1994-05-01), Suzuli et al.
patent: 5377149 (1994-12-01), Gaultier
patent: 5418749 (1995-05-01), Suda et al.
patent: 5600601 (1997-02-01), Murakami et al.
patent: 5636169 (1997-06-01), Oh
patent: 5808950 (1998-09-01), Suzuki
LSI Logic Corporation
Phan Trong
LandOfFree
Sense time reduction using midlevel precharge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense time reduction using midlevel precharge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense time reduction using midlevel precharge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-831774