Material or article handling – Process
Reexamination Certificate
2007-04-17
2007-04-17
Keenan, James W. (Department: 3652)
Material or article handling
Process
Reexamination Certificate
active
10198688
ABSTRACT:
A method and apparatus for preventing substrate damage in a factory interface. In one embodiment, a method for preventing substrate damage in a factory interface includes the steps of receiving an indicia of potential substrate damage, and automatically preventing substrates from moving out of a substrate storage cassette in response to the received indicia. The indicia may be a seismic warning signal, among others. In another embodiment, a method for preventing substrate damage in a factory interface includes the steps of moving a pod door in a first direction to a position spaced-apart and adjacent a pod, and moving the pod door laterally in a second direction to close the pod. The lateral closing motion of the pod door urges substrates, which may be misaligned in the pod, into a predefined position within the pod.
REFERENCES:
patent: 6042324 (2000-03-01), Aggarwal et al.
patent: 6053688 (2000-04-01), Cheng
patent: 6082951 (2000-07-01), Nering et al.
patent: 6098809 (2000-08-01), Okada et al.
patent: 6164894 (2000-12-01), Cheng
patent: 6165268 (2000-12-01), Ow et al.
patent: 6186723 (2001-02-01), Murata et al.
patent: 6188323 (2001-02-01), Rosenquist et al.
patent: 6244812 (2001-06-01), Patterson et al.
patent: 6249342 (2001-06-01), Cheng
patent: 6257827 (2001-07-01), Hendrickson et al.
patent: 6283692 (2001-09-01), Perlov et al.
patent: 6297746 (2001-10-01), Nakazawa et al.
patent: 6318945 (2001-11-01), Hofmeister
patent: 6322633 (2001-11-01), Bexten et al.
patent: 6425722 (2002-07-01), Ueda et al.
patent: 6427096 (2002-07-01), Lewis et al.
patent: 6540469 (2003-04-01), Matsunaga et al.
patent: 6573198 (2003-06-01), Boonstra et al.
patent: 6670889 (2003-12-01), Luan et al.
patent: 6901971 (2005-06-01), Speasl et al.
patent: 2003/0069002 (2003-04-01), Hunter et al.
patent: 2004/0013498 (2004-01-01), Soucy et al.
patent: 2004/0120797 (2004-06-01), Paul et al.
patent: 1 098 351 (2001-05-01), None
patent: 10-242095 (1998-09-01), None
patent: WO 99/38200 (1999-07-01), None
PCT Invitation to Pay Additional Fees based on International Application No. PCT/US03/22367, dated Dec. 3, 2003.
Cho Sung-min
Reimer Peter
Seidl Vincent
Applied Materials Inc.
Keenan James W.
Patterson & Sheridan LLP
LandOfFree
Semiconductor substrate damage protection system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor substrate damage protection system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate damage protection system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3748834