Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2008-05-14
2011-10-25
Matthews, Colleen (Department: 2811)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C438S479000, C438S480000, C257SE21563, C257SE21561
Reexamination Certificate
active
08043929
ABSTRACT:
Hetero-semiconductor structures possessing an SOI structure containing a silicon-germanium mixed crystal are produced at a low cost and high productivity. The semiconductor substrates comprise a first layer formed of silicon having germanium added thereto, a second layer formed of an oxide and adjoined to the first layer, and a third layer derived from the same source as the first layer, but having an enriched content of germanium as a result of thermal oxidation and thinning of the third layer.
REFERENCES:
patent: 4975387 (1990-12-01), Prokes et al.
patent: 6039803 (2000-03-01), Fitzgerald et al.
patent: 6905771 (2005-06-01), Ono et al.
patent: 2001/0048119 (2001-12-01), Mizuno et al.
patent: 2002/0022348 (2002-02-01), Sakaguchi et al.
patent: 2003/0139000 (2003-07-01), Bedell et al.
patent: 2003/0218189 (2003-11-01), Christiansen et al.
patent: 2004/0002200 (2004-01-01), Koveshnikov
patent: 2005/0003633 (2005-01-01), Mahle et al.
patent: 2000-82679 (2000-03-01), None
Tsutomu Tezuka et al., “A Novel Fabrication Technique of Ultra-Thin and Relaxed SiGe Buffer Layers With High GE Content for Sub-100 nm Strained Silicon-on-Insulator MOSFEs”. Extended Abstracts of the 2000 International Conference on Solid State Devices and Materials, Japan Society of Applied Physics. Tokyo, Japan. vol. 20000. Aug. 20, 20000. pp. 472-473.
Shin-Ichi Takagi: “Strained-Si and SiGe-On-Insulator (Strained-SOI and SGOI) MOSFETs for High Performance/Low Power CMOS Application”, Device Research Conference Digest. Jun. 24-26, 2002, Piscataway, N.J. USA, IEEE, Jun. 24, 2002, pp. 37-40.
Patent Abstract of Japan corres. to JP 06-252046.
Patent Abstract of Japan corres. to JP 10-308503.
Patent Abstract of Japan corres. to JP 09-321307.
Patent Abstract of Japan corres. to JP 2001-148473.
Patent Abstract of Japan corres. to JP 08-143389.
Patent Abstract of Japan corres. to JP 05-129201.
Brunner Josef
Deai Hiroyuki
Grassl Martin
Ikari Atsushi
Matsumura Atsuki
Brooks & Kushman P.C.
Matthews Colleen
Siltronic AG
LandOfFree
Semiconductor substrate and method for production thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor substrate and method for production thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate and method for production thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4262245