Active solid-state devices (e.g. – transistors – solid-state diode – Including region containing crystal damage
Reexamination Certificate
2003-10-02
2004-12-14
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Including region containing crystal damage
C257S616000, C257S241000, C257S243000, C257S288000, C257S368000, C438S149000, C438S150000, C438S151000, C438S163000, C438S197000, C438S430000, C438S517000
Reexamination Certificate
active
06831350
ABSTRACT:
BACKGROUND
1. Field of the Invention
This invention relates generally to semiconductors, and more specifically, to a semiconductor structure with different lattice constant materials and method for forming the same.
2. Related Art
Strained silicon (SS) technology has been known to increase channel carrier mobility by 30-60% compared to bulk silicon. Currently, thick graded and buffer layers of SiGe on the order of 3.5 &mgr;m are used for SS devices in order to produce relaxed SiGe on a Si wafer with low threading dislocation (TD) density. A thin strained Si layer epitaxially grown on the relaxed SiGe provides for the high carrier mobility in strained channel devices. TD density imposes threats to SS device performance, for example, including problems of shorting, undesired leakage current, etc.
To address the problem of threading dislocations in SS technology, prior techniques have included the inserting of SiGeC layers into a channel region of a semiconductor structure. Inserting the SiGeC layers strangles the TDs at a SiGeC/SiGe interface, wherein the TDs move along the interface instead of propagating vertically. Prior techniques have also included inserting Si layers in SiGe, as well as, inserting oxide layers in SiGe, both in an attempt to form a TD isolation structure. However, improvement upon such prior techniques is still needed.
Moreover, strained channel devices are desirable since enhanced charge carrier mobility in strained semiconductors results in improved device performance. Strained channel devices, however, are difficult to fabricate due to the unavailability of substrates of preferred materials (e.g., SiGe) on which to deposit a strained layer (e.g., Si). Numerous techniques have been proposed to fabricate “virtual substrates” of SiGe on conventional Si substrates, including, for example, the use of ramped Ge concentration and CMP of deposited layers. However, the later techniques use the wafer edge to terminate defects, which is problematic for defects near the wafer center. This issue will be worse for larger diameter substrates.
Accordingly, an improved semiconductor structure and method of making the same is desired.
SUMMARY
According to one embodiment of the present disclosure, a semiconductor structure includes a substrate comprising a first relaxed semiconductor material with a first lattice constant. A semiconductor device layer overlies the substrate, wherein the semiconductor device layer includes a second relaxed semiconductor material with a second lattice constant different from the first lattice constant. Lastly, a dielectric layer is interposed between the substrate and the semiconductor device layer, wherein the dielectric layer includes a programmed transition zone disposed within the dielectric layer for transitioning between the first lattice constant and the second lattice constant. The programmed transition zone includes a plurality of layers, adjoining ones of the plurality of layers having different lattice constants with one of the adjoining ones having a first thickness exceeding a first critical thickness required to form defects and another of the adjoining ones having a second thickness not exceeding a second critical thickness. Each adjoining layer of the plurality of layers forms an interface for promoting defects in the transition zone to migrate to and terminate on an edge of the programmed transition zone. A method of making the semiconductor structure is also disclosed.
REFERENCES:
patent: 4522662 (1985-06-01), Bradbury et al.
patent: 4557794 (1985-12-01), McGinn et al.
patent: 4619033 (1986-10-01), Jastrzebski
patent: 4755481 (1988-07-01), Faraone
patent: 4760036 (1988-07-01), Schubert
patent: 4891092 (1990-01-01), Jastrzebski
patent: 4952526 (1990-08-01), Pribat et al.
patent: 5120666 (1992-06-01), Gotou
patent: 5202284 (1993-04-01), Kamins et al.
patent: 5273921 (1993-12-01), Neudeck et al.
patent: 5445107 (1995-08-01), Roth et al.
patent: 5963817 (1999-10-01), Chu et al.
patent: 6110278 (2000-08-01), Saxena
patent: 6214653 (2001-04-01), Chen et al.
patent: 6228691 (2001-05-01), Doyle
patent: 6261878 (2001-07-01), Doyle et al.
patent: 6326272 (2001-12-01), Chan et al.
patent: 6362071 (2002-03-01), Nguyen et al.
patent: 6392253 (2002-05-01), Saxena
patent: 6407406 (2002-06-01), Tezuka
patent: 6429099 (2002-08-01), Christensen et al.
patent: 6492216 (2002-12-01), Yeo et al.
patent: 6600170 (2003-07-01), Xiang
patent: 6703688 (2004-03-01), Fitzergald
patent: 2002/0123167 (2002-09-01), Fitzgerald
patent: 2002/0123183 (2002-09-01), Fitzgerald
patent: 2002/0125471 (2002-09-01), Fitzgerald et al.
patent: 2002/0125475 (2002-09-01), Chu et al.
patent: 2003/0025131 (2003-02-01), Lee et al.
patent: 2003/0057416 (2003-03-01), Currie et al.
patent: 2003/0057439 (2003-03-01), Fitzgerald
patent: 0 391 081 (1990-03-01), None
patent: WO 03/001671 (2003-01-01), None
patent: WO 03/015142 (2003-02-01), None
Langdo et al., “High Quality Ge on Si by Epitaxial Necking,”Applied Physics Letters, Jun. 19, 2000, vol. 76, No. 25, pp. 3700-3702.
Barr Alexander L.
Grant John M.
Liu Chun-Li
Nguyen Bich-Yen
Orlowski Marius K.
Balconi-Lamica Michael J.
Flynn Nathan J.
Forde Remmon R.
Freescale Semiconductor Inc.
King Robert L.
LandOfFree
Semiconductor structure with different lattice constant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structure with different lattice constant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure with different lattice constant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3299951