Semiconductor structure including silicide regions and...

Details Semiconductor structure including silicide regions and... Semiconductor structure including silicide regions and...

2008-07-08

2008-07-08

Geyer, Scott B. (Department: 2812)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

Reexamination Certificate

active

07396767

ABSTRACT:
A method of forming a silicided gate on a substrate having active regions, comprising the steps of: forming a first silicide in the active regions from a first material; and forming a second silicide in the gate from a second material, wherein the first silicide forms a barrier against the second material forming a silicide in the active regions during the second silicide forming step, wherein said second silicide is thicker than said first silicide.

REFERENCES:
patent: 4877755 (1989-10-01), Rodder
patent: 5100820 (1992-03-01), Tsubone
patent: 5624869 (1997-04-01), Agnello et al.
patent: 5645887 (1997-07-01), Byun
patent: 5739563 (1998-04-01), Kawakubo et al.
patent: 5780362 (1998-07-01), Wang et al.
patent: 5780896 (1998-07-01), Ono
patent: 5937299 (1999-08-01), Michael et al.
patent: 6008124 (1999-12-01), Sekiguchi et al.
patent: 6143617 (2000-11-01), Shue et al.
patent: 6159781 (2000-12-01), Pan et al.
patent: 6197645 (2001-03-01), Michael et al.
patent: 6201303 (2001-03-01), Ngo et al.
patent: 6204133 (2001-03-01), Yu et al.
patent: 6204177 (2001-03-01), Besser et al.
patent: 6214680 (2001-04-01), Quek et al.
patent: 6225216 (2001-05-01), Ngo et al.
patent: 6228761 (2001-05-01), Ngo et al.
patent: 6232224 (2001-05-01), Inoue
patent: 6235566 (2001-05-01), Wu
patent: 6236091 (2001-05-01), Ngo et al.
patent: 6249010 (2001-06-01), Bergemont et al.
patent: 6268257 (2001-07-01), Wieczorek et al.
patent: 6284664 (2001-09-01), Kawai
patent: 6320213 (2001-11-01), Kirlin et al.
patent: 6326270 (2001-12-01), Lee et al.
patent: 6326290 (2001-12-01), Chiu
patent: 6350636 (2002-02-01), Lee et al.
patent: 6350688 (2002-02-01), Liu et al.
patent: 6351016 (2002-02-01), Huang et al.
patent: 6362023 (2002-03-01), Bergemont
patent: 6362086 (2002-03-01), Weimer et al.
patent: 6376320 (2002-04-01), Yu
patent: 6380014 (2002-04-01), Ohta et al.
patent: 6380578 (2002-04-01), Kunikiyo
patent: 6444578 (2002-09-01), Cabral, Jr. et al.
patent: 6465309 (2002-10-01), Xiang et al.
patent: 6475908 (2002-11-01), Lin et al.
patent: 6514859 (2003-02-01), Erhardt et al.
patent: 6524916 (2003-02-01), Scholer et al.
patent: 6562718 (2003-05-01), Xiang et al.
patent: 6576548 (2003-06-01), Tu et al.
patent: 6602434 (2003-08-01), Hung et al.
patent: 6602781 (2003-08-01), Xiang et al.
patent: 6630712 (2003-10-01), Yu
patent: 6689688 (2004-02-01), Besser et al.
patent: 6846734 (2005-01-01), Amos et al.
patent: 7045456 (2006-05-01), Murto et al.
patent: 2002/0019119 (2002-02-01), Saigal et al.
patent: 2002/0064918 (2002-05-01), Lee et al.
patent: 2002/0081794 (2002-06-01), Ito
patent: 2005/0215037 (2005-09-01), Lu et al.
patent: PCT/JP95/00592 (1995-03-01), None
Tavel et al., “Totally Silicided (CoSi2) Polysilicon: a novel approach to very low-resistive gate ( 2 / ) without metal CMP nor etching”, 2001 IEEE, pp. 37.5.1-37.5.4.
Polishchuk et al., “Dual Work Function Metal Gate CMOS Technology Using Metal Interdiffusion”, 2001 IEEE, pp. 444-446.
Lu et al., “Metal Gate Work Function Adjustment for Future CMOS Technology”, 2001 Symposium on VLSI Technology digest of Technical Papers, pp. 45-46.
Yeo et al., “Effects of High-k Dielectrics on the Workfunctions of Metal and Silicon Gates”, 2001 Symposium on VLSI Technology Digest of Technical Papers, pp. 49-50.
Matsuo et al., “Damascene Metal Gate MOSFETs with Co Silicided Source/Drain and High-k Gate Dielectrics,” 2000 Symposium on VLSI Technology Digest of Technical Papers, pp. 70-71.
Krivokapic et al., “Nickel Silicide Metal Gate FDSOI Devices with Improved Gate Oxide Leakage”, 2002 IEEE, pp. 271-273.
Lee et al., “Tunable Work Function Dual Metal Gate Technology for Bulk and Non-Bulk CMOS”, 2002 IEEE, pp. 359-362.
Choi et al., “FinFET Process Refinements for Improved Mobility and Gate Work Function Engineering”, 2002 IEEE, pp. 259-262.
Ranade et al., “Tunable Work Function Molybdenum Gate Technology for FDSOI-CMOS”, 2002 IEEE, pp. 363-366.

Affiliated with

Also associated with

Rating

Semiconductor structure including silicide regions and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor structure including silicide regions and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure including silicide regions and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804320