Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Patent
1997-06-03
2000-04-25
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
438386, 438655, 438657, 438666, 257301, H01L 2131, H01L 21469, H01L 2120, H01L 2144
Patent
active
060543965
ABSTRACT:
A semiconductor processing method of reducing thickness depletion of a nitride layer at a junction of different underlying layers includes, a) providing a substrate, the substrate comprising a first material and a second material, the first and second materials joining at a surface junction, the first and second materials being different from one another; b) exposing the substrate to a nitrogen containing gas under pressure and elevated temperature conditions effective to nitridize an outer portion of both the first and second materials with the nitrogen containing gas to provide a nitrogen containing nucleation layer at the outer portion of both of the first and second materials over the surface junction; and c) chemical vapor depositing a nitride layer atop the nucleation layer over the first and second materials and the surface junction. Preferably, the first material is electrically conductive and the second material is electrically insulative, with doped polysilicon and silicon dioxide being respective examples. An example deposited nitride layer is Si.sub.3 N.sub.4.
REFERENCES:
patent: 5026574 (1991-06-01), Economu et al.
patent: 5032545 (1991-07-01), Doan et al.
patent: 5258333 (1993-11-01), Shappir et al.
patent: 5378645 (1995-01-01), Inoue et al.
patent: 5382533 (1995-01-01), Ahmad et al.
patent: 5436481 (1995-07-01), Egawa et al.
patent: 5445999 (1995-08-01), Thakur et al.
patent: 5518946 (1996-05-01), Kuroda
patent: 5612558 (1997-03-01), Harshfield
patent: 5619057 (1997-04-01), Komatsu
patent: 5633036 (1997-05-01), Seebauer et al.
patent: 5663077 (1997-09-01), Adachi et al.
patent: 5719083 (1998-02-01), Komatsu
patent: 5760475 (1998-06-01), Cronin
patent: 5834372 (1998-11-01), Lee
Wolf, S., "Silicon Processing For The VLSI Era", vol. 2, pp. 188-89, 194-95, 609-14 (1990).
Berezny Nema
Bowers Jr. Charles L.
Micro)n Technology, Inc.
LandOfFree
Semiconductor processing method of reducing thickness depletion does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing method of reducing thickness depletion , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing method of reducing thickness depletion will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-993080