Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Reexamination Certificate
1997-06-03
2001-01-16
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
C438S386000, C438S657000
Reexamination Certificate
active
06174821
ABSTRACT:
TECHNICAL FIELD
This invention relates to semiconductor processing methods of reducing thickness depletion of a nitride layer at a junction of different underlying layers.
BACKGROUND OF THE INVENTION
Capacitors are common devices formed in semiconductor processing in the fabrication of integrated circuitry. Such comprise a pair of conductive plates or elements separated by an intervening capacitor dielectric layer. The plates on opposite sides of the dielectric are oppositely charged by a suitable voltage source, with the electrical energy of the charge system being stored in the polarized dielectric with capacitance being proportional to the area and dielectric constant of the dielectric layer and inversely proportional to its thickness.
One common material utilized for capacitor plates is conductively doped polysilicon. Such is utilized because of its compatibility with subsequent high temperature processing steps, good thermal expansion properties with SiO
2
, and its ability to be conformally deposited over widely varying topography. A common dielectric layer utilized in fabrication of polysilicon capacitors is silicon nitride. An alternate material which can be used in combination with silicon nitride is silicon dioxide.
When fabricating a capacitor, a junction interface will typically be provided between the lower conductive capacitor plate and an electrically insulating layer, such as silicon dioxide, upon which the lower capacitor plate is partially formed. This lower polysilicon layer is typically patterned, and then covered by a blanket deposition of silicon nitride which serves as the capacitor dielectric layer. However, silicon nitride deposits at different rates atop polysilicon and silicon dioxide.
For example,
FIG. 1
illustrates a prior art wafer construction indicated generally by reference numeral
10
. Such is comprised of a silicon dioxide layer
12
having a trench opening
14
provided therein. A conductively doped layer
16
of polysilicon overlies silicon dioxide layer
12
, and has been patterned to define a desired outline of a lower capacitor plate shape. A layer
18
of silicon nitride has been deposited atop capacitor plate
16
and silicon dioxide layer
12
. As shown, nucleation of silicon nitride layer
18
occurs much quicker with respect to the polysilicon of layer
16
than with oxide layer
12
, thus resulting in a thicker portion of layer
18
over polysilicon
16
than over silicon dioxide
12
. Undesirably, this creates a very thin region, typically even thinner than that portion of nitride layer
18
over silicon dioxide
12
, at location
20
where the polysilicon
16
and silicon dioxide layer
12
join. This thinner portion is highly undesirable, as a weak point is created where voltage breakdown or shorting between the capacitor plates can undesirably occur.
It would be desirable to develop processes and structures which alleviate this problem. The invention was primarily motivated out of concerns associated with capacitor formation impacted by a polysilicon and silicon dioxide interface at the edge of a lower capacitor plate. However, the artisan will appreciate utility of the invention to other aspects of semiconductor wafer processing, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the doctrine of equivalents.
REFERENCES:
patent: 5026574 (1991-06-01), Economu et al.
patent: 5032545 (1991-07-01), Doan et al.
patent: 5258333 (1993-11-01), Shappir et al.
patent: 5378645 (1995-01-01), Inoue et al.
patent: 5382533 (1995-01-01), Ahmad et al.
patent: 5436481 (1995-07-01), Egawa et al.
patent: 5445999 (1995-08-01), Thakur et al.
patent: 5518946 (1996-05-01), Kuroda
patent: 5612558 (1997-03-01), Harshfield
patent: 5619057 (1997-04-01), Komatsu
patent: 5633036 (1997-05-01), Seebauer et al.
patent: 5663077 (1997-09-01), Adachi et al.
patent: 5719083 (1998-02-01), Komatsu
patent: 5760475 (1998-06-01), Cronin et al.
patent: 5834372 (1998-11-01), Lee
patent: 6054396 (2000-04-01), Doan
Wolf, S., “Silicon Processing For The VLSI Era”, vol. 2, pp. 188-189, 194-195, 609-614 (1990).
Wolf, S., “Silicon Processing for the VLSI Era, vol. 2:Process Integration”, Lattice Press, pp. 212-213, 1990.
Bowers Charles
Chen Jack
Micro)n Technology, Inc.
Wells, St. John, Roberts Gregory & Matkin P.S.
LandOfFree
Semiconductor processing method of depositing polysilicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing method of depositing polysilicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing method of depositing polysilicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2500984