Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Patent
1995-08-04
1998-03-03
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
257710, 257729, H01L 2312
Patent
active
057239053
ABSTRACT:
A semi-conductor packaging structure and a method to reduce the seal strain of the package are disclosed. The structure comprises a cap, substrate, seal and the cap and substrate have a predetermined TCE mismatch. The TCE mismatch between the cap and substrate is predetermined to minimize the seal strain during power-on and power-off use conditions. Preferably, the device has a substrate comprises a ceramic material, a cap with a thermal conductivity of at least about 100 W/m-K. A method of selecting a cap material is disclosed.
REFERENCES:
patent: 4656499 (1987-04-01), Butt
patent: 4680618 (1987-07-01), Kuroda et al.
patent: 4729010 (1988-03-01), Tsuchiya et al.
patent: 5052481 (1991-10-01), Horvath et al.
patent: 5086333 (1992-02-01), Osada et al.
patent: 5099310 (1992-03-01), Osada et al.
patent: 5100740 (1992-03-01), Neugebauer et al.
patent: 5103292 (1992-04-01), Mahulikar
patent: 5168344 (1992-12-01), Ehlert et al.
patent: 5188280 (1993-02-01), Nakao et al.
Coico Patrick Anthony
Edwards David Linn
Farooq Shaji
Sherif Raed A.
Toy Hilton T.
Clark S. V.
Crockatt Dale M.
International Business Machines - Corporation
Saadat Mahshid D.
LandOfFree
Semiconductor package with low strain seal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package with low strain seal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package with low strain seal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2251265