Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2007-07-03
2007-07-03
Britt, Cynthia (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S738000
Reexamination Certificate
active
10477782
ABSTRACT:
There is disclosed a semiconductor memory test apparatus capable of easily generating an address to be input into a failure analysis memory for testing a memory device having a burst function which automatically generates addresses for banks therein. Each of registers corresponding to the banks of the memory device holds a line address of the corresponding bank. When a start address of one of the banks is input to the memory device, a line address of the same bank as the start address is read out from the register corresponding to the bank and output to a failure analysis memory together with the start address. Furthermore, during burst operation of the bank, the registers output the line address to the failure analysis memory together the same line address as the memory device generated by calculating the start address for each clock cycle.
REFERENCES:
patent: 6374378 (2002-04-01), Takano et al.
patent: 6711705 (2004-03-01), Yasui
patent: 405087881 (1993-04-01), None
patent: 8-62302 (1996-03-01), None
patent: 09147596 (1997-06-01), None
patent: 11-273397 (1999-10-01), None
Advantest Corp.
Britt Cynthia
Maramatsu & Associates
LandOfFree
Semiconductor memory test apparatus and method for address... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory test apparatus and method for address..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory test apparatus and method for address... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746622