Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1997-10-08
1999-06-22
Nelms, David
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365233, G11C 700
Patent
active
059148993
ABSTRACT:
A semiconductor memory device resets a latch data output before new data is transferred in a successive data output mode, in order to improve a high-speed access operation of the semiconductor memory. Data stored in a memory cell of a memory cell array or a register portion arranged in a column direction are successively accessed with a signal /CAS as a trigger. The accessed data is output through an output buffer in a clock cycle between a trigger of the signal /CAS and a next trigger thereof. In the output buffer of the semiconductor memory, immediately before an output cycle of new data transmitted from the memory cell through a data line, the previous data is reset and a data output portion is set to a high-impedance state by the signal /CAS. Thereafter, the new data is supplied to the output buffer through the data line.
REFERENCES:
patent: 5289413 (1994-02-01), Tsuchida et al.
patent: 5497351 (1996-03-01), Oowaki
patent: 5517462 (1996-05-01), Iwamoto et al.
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5559452 (1996-09-01), Saito
"Hyper page mode DRAM," Electronic Engineering, vol. 66, No. 813, Sep. 1994, pp. 47-48.
Kabushiki Kaisha Toshiba
Nelms David
Tran M.
LandOfFree
Semiconductor memory having a page mode in which previous data i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having a page mode in which previous data i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having a page mode in which previous data i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1712568