Static information storage and retrieval – Read/write circuit – Precharge
Patent
1986-05-14
1988-12-27
Moffitt, James W.
Static information storage and retrieval
Read/write circuit
Precharge
365205, G11C 700
Patent
active
047945699
ABSTRACT:
In this invention, in a sensing circuit of a dynamic memory, barrier transistors are provided between the bit lines and the sensing amplifier. A circuit is provided that, on sensing and on data transfer, changes the gate potential of the barrier transistors so that during the sensing operation the barrier transistors are temporarily turned OFF, so that sensing can be carried out with high sensitivity, as the sensing system is not affected by the parasitic capacitance of the bit lines, while, on data transfer to the input/output lines, the gate potential of the barrier transistors is raised to a level greater than a value reached by adding the threshold value of the MOS transistors to the power source voltage, so that the conductance of the barrier transistors is increased, thereby speeding up the presensing of the input/output lines in the sensing circuit.
REFERENCES:
patent: 4138740 (1979-02-01), Itoh
patent: 4598387 (1986-07-01), Chuang et al.
Ohshima Shigeo
Sahara Hiroshi
Toda Haruki
Kabushiki Kaisha Toshiba
Moffitt James W.
LandOfFree
Semiconductor memory having a barrier transistor between a bit l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having a barrier transistor between a bit l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having a barrier transistor between a bit l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-872728