Semiconductor memory devices performing erase operation...

Details Semiconductor memory devices performing erase operation... Semiconductor memory devices performing erase operation...

2007-10-31

2010-11-09

Nguyen, Cuong Q (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S326000, C257S320000

Reexamination Certificate

active

07829937

ABSTRACT:
A semiconductor memory device performing an erase operation using an erase gate and a method of manufacturing the same are provided. The memory device may include a charge trap layer storing a first charge transfer medium having a first polarity and at least one erase gate. The at least one erase gate may be formed below the charge trap layer. A second charge transfer medium, which has a second polarity opposite to the first polarity, may be stored in the at least one erase gate. During the erase operation, the second charge transfer medium migrates to the charge trap layer causing the first charge transfer medium to combine with the second charge transfer medium.

REFERENCES:
patent: 6747310 (2004-06-01), Fan et al.
patent: 7420243 (2008-09-01), Kim et al.

Affiliated with

Also associated with

Rating

Semiconductor memory devices performing erase operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory devices performing erase operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory devices performing erase operation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4185914