Semiconductor memory device with reset signal generating circuit

Details Semiconductor memory device with reset signal generating circuit Semiconductor memory device with reset signal generating circuit

1986-12-15

1989-01-24

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

For complementary information

365202, 365230, G11C 700, G11C 800

Patent

active

048005525

ABSTRACT:
A semiconductor memory device includes a reset circuit for equalizing potentials of a pair of signal lines for transferring a complementary signal, and a clock generating circuit generating a first clock signal and a second clock signal at a time different from the generation of the first clock. A logical OR gate circuit generates a reset signal based on the first and second clock signals.
When the pulse width of an active low chip selection signal is shorter than a predetermined time period, the pulse width of the reset signal is made longer than that generated when the pulse width of the signal is longer than the predetermined time period. As a result, the potentials of a pair of complementary bit lines connected to each cell in the memory cell array can be reliably reset, and the delay time in the access operation can be reduced.

REFERENCES:
patent: 4616344 (1986-10-01), Noguchi et al.
patent: 4656608 (1987-04-01), Aoyama

Affiliated with

Also associated with

Rating

Semiconductor memory device with reset signal generating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reset signal generating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reset signal generating circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-423286