Semiconductor memory device with redundant memory cell backup

Details Semiconductor memory device with redundant memory cell backup Semiconductor memory device with redundant memory cell backup

1994-11-21

1996-06-04

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Bad bit

36518907, 365210, G11C 700

Patent

active

055239749

ABSTRACT:
A semiconductor memory device comprises a main memory cell, a redundant memory cell, a redundant address data cell comprising a non-volatile memory which electrically memorizes an address of a redundant memory cell which replaced a failed memory cell in the main memory cell, a control circuit 15 and a redundant memory cell selecting circuit 16. The redundant memory cell selecting circuit serves to hold first address data which has been read from the redundant address data cell, and to compare the first address data with second address data for a read or write operation which is input via the control circuit and thereby select the main memory cell or the redundant memory cell.

REFERENCES:
patent: 4757474 (1988-07-01), Fukushi et al.
patent: 4783781 (1988-11-01), Awaga
patent: 5128944 (1992-07-01), Flaherty et al.
patent: 5357458 (1994-10-01), Yu et al.
patent: 5381370 (1995-01-01), Lacey et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device with redundant memory cell backup does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with redundant memory cell backup, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with redundant memory cell backup will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-389465