Semiconductor memory device with redundant block and cell array

Details Semiconductor memory device with redundant block and cell array Semiconductor memory device with redundant block and cell array

1991-12-02

1994-03-22

Dixon, Joseph L.

Static information storage and retrieval

Read/write circuit

Bad bit

36523003, 36523006, G11C 700, G11C 800, G11C 2900

Patent

active

052970850

ABSTRACT:
A semiconductor a semiconductor memory device including a plurality of normal blocks containing only normal memory cells without a redundant memory cell and a redundant block containing only redundant memory cells. The device comprises a plurality of normal blocks each having a plurality of normal row and column lines each connected with a plurality of normal memory cells; a redundant block having a plurality of redundant row and column lines each connected with a plurality of redundant memory cells; block decoder for selecting one of the normal blocks in response to first address signals; a redundant column decoder being programmed to select redundant columns replacing normal columns which are containing defective normal memory cells according to the output signals of the block decoder and second address signals, the decoder producing redundant operation signals when a defective normal memory cell is addressed; a redundant clock generator for producing a redundant control clock in response to the redundant operation signals; and a plurality of normal column decoders associated with the normal columns in the respective normal blocks, whereby the decoders all are disabled by the redundant control clock when a defective normal memory cell is addressed, and one of the decoders is enabled by the output signals of the block decoder for selecting a normal column line addressed by the second address signals when a defect-free normal memory cell is addressed.

REFERENCES:
patent: 4194130 (1980-03-01), Moench
patent: 4547867 (1985-10-01), Reese
patent: 4566081 (1986-01-01), Ochii
patent: 4601019 (1986-07-01), Shah et al.
patent: 4604730 (1986-08-01), Yoshida et al.
patent: 4800535 (1989-01-01), McAlpine
patent: 4807191 (1989-02-01), Flannagan
patent: 4817056 (1989-03-01), Furutani et al.
patent: 4829480 (1989-05-01), Seo
patent: 4837747 (1989-06-01), Dosaka et al.
patent: 4849938 (1989-07-01), Furutani et al.
patent: 4890262 (1989-12-01), Hashimoto et al.
patent: 4951253 (1990-08-01), Sahara et al.
patent: 5124948 (1992-06-01), Takizawa et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device with redundant block and cell array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with redundant block and cell array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with redundant block and cell array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-442208