Semiconductor memory device with read and/or write column...

Details Semiconductor memory device with read and/or write column... Semiconductor memory device with read and/or write column...

2005-08-16

2005-08-16

Le, Thong Q. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S189011

Reexamination Certificate

active

06930940

ABSTRACT:
The DRAM drives a bit line pair connected to a read column select gate and a write column select line connected to a write column select gate by a power supply voltage for an array, and drives a read column select line connected to a read column select gate and write data line pair connected to a write column select gate by a power supply voltage for a peripheral circuitry. Hence, even when one power supply voltage becomes high and another power supply voltage becomes low at the same time, the timing margin and operation margin can sufficiently be secured. Thus, a semiconductor memory device allowing a stable high-speed operation with large timing margin and operation margin will be achieved.

REFERENCES:
patent: 6333889 (2001-12-01), Arimoto
patent: P2000-90663 (2000-03-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device with read and/or write column... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with read and/or write column..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with read and/or write column... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3448869