Semiconductor memory device with improved read signal generation

Details Semiconductor memory device with improved read signal generation Semiconductor memory device with improved read signal generation

1997-10-17

1998-08-18

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Precharge

365154, G11C 1300

Patent

active

057966656

ABSTRACT:
A semiconductor memory device with a pair of data lines for reading and writing data signals to and from a matrix of memory cells and an accelerator circuit for accelerating the generation of a data signal on at least one of the data lines is disclosed. Slow signal generation on the data lines is due to the characteristics of NFET pass gates passing high signals, or PFET pass gates passing low signals. In an implementation using NFET pass gates, the accelerator circuit includes a pair of cross-coupled PFET transistors, one of which is activated by the low signal on the opposing data line. The drains of the cross-coupled PFET transistors are coupled to the data lines, such that when the low signal on the opposing data line activates one of the PFETs, it supplies additional current to the data line receiving the high signal, so as to accelerate the generation of the high signal on the data line. Faster signal generation allows for the data line latches of the circuit to be set earlier, thus allowing the read cycle of the memory device to be faster. An additional result of the increased signal generation on the data line that is receiving a high signal is that at the end of the cycle when the two data lines are coupled together, their average voltage due to charge sharing tends to be closer to a desired midlevel voltage such that less power is required to bring the two data lines to the desired mid-level voltage at the end of the signal cycle.

REFERENCES:
patent: 4272834 (1981-06-01), Noguchi et al.
patent: 4558434 (1985-12-01), Baba et al.
Microelectronic Circuits 3rd Edition Sedra and Smith Saunders College Publishing, Orlando, Fla. pp. 298-317, 1991.
Microelectronic Circuits,3rd ed., Adel S Sedra and Kenneth C. Smith, eds., Saunders College Publishing, Orlando, Fl. 1991, pp. 298-317.

Affiliated with

Also associated with

Rating

Semiconductor memory device with improved read signal generation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with improved read signal generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with improved read signal generation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1121547