Semiconductor memory device with dual precharge operations

Details Semiconductor memory device with dual precharge operations Semiconductor memory device with dual precharge operations

1996-09-06

1998-06-16

Clawson, Jr., Joseph E.

Static information storage and retrieval

Read/write circuit

Precharge

365204, G11C 700

Patent

active

057681996

ABSTRACT:
A semiconductor memory device includes a memory cell array for storing data. The memory cell array includes a plurality of columns of memory cells and a plurality of bit lines connected to the memory cell array for reading out the data. The semiconductor memory device further includes a first precharge operation control circuit for performing a precharge operation with respect to all of the plurality of bit lines immediately after power is turned on.

REFERENCES:
patent: 5627788 (1997-05-01), Chang et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device with dual precharge operations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with dual precharge operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with dual precharge operations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1734104