Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1988-11-17
1990-06-19
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
36523008, G11C 1300
Patent
active
049358979
ABSTRACT:
A rowwise line of a memory cell array in a semiconductor memory storing a dot image is selected with the aid of a part of an address signal. Data of the selected one rowwise line is considered to be represented in the form of a data matrix array including a plurality of rows and a plurality of columns. One row or one column of the matrix array is designated by the remaining part of the address signal. Dot image data rotated by 90.degree., 180.degree. or 270.degree. relative to the stored image data can be successively read out with the address signal undergoing no more than a regular change.
REFERENCES:
patent: 4608671 (1986-08-01), Shimizu et al.
patent: 4611299 (1986-09-01), Hori et al.
patent: 4630230 (1986-12-01), Sundet
patent: 4752915 (1988-01-01), Suzuki et al.
patent: 4791607 (1988-12-01), Igarashi et al.
Kurihara Ryoichi
Tabei Takashi
Fears Terrell W.
Hitachi , Ltd.
LandOfFree
Semiconductor memory device suitable for use as a dot image buff does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device suitable for use as a dot image buff, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device suitable for use as a dot image buff will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2264317