Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2007-09-11
2009-12-15
Le, Vu A (Department: 2824)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C711S154000
Reexamination Certificate
active
07634697
ABSTRACT:
Embodiments of the invention include features in the semiconductor memory device that are configured to receive command signals from a memory controller and selectively output at least a portion of the received command signals back to the memory controller for verification. Embodiments of the invention also provide methods for verifying the proper communication of command signals from a memory controller to a semiconductor memory device. Embodiments of the invention also provide systems and methods for testing memory cells in a semiconductor memory device.
REFERENCES:
patent: 2003/0095455 (2003-05-01), Dono et al.
patent: 2007/0180202 (2007-08-01), Kawabata et al.
patent: 2009/0063916 (2009-03-01), Vogelsang
patent: 06052694 (1994-02-01), None
patent: 2003256232 (2003-09-01), None
patent: 2005107599 (2005-04-01), None
patent: 1020040020807 (2004-03-01), None
patent: 1020040095892 (2004-11-01), None
patent: 1020060073045 (2006-06-01), None
Ha Kae-Won
Jo Keun-Soo
Kim Dong-Jun
Park Jin-Soo
Le Vu A
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
LandOfFree
Semiconductor memory device, memory system having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, memory system having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device, memory system having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4105513